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Abstract
This thesis reviews various fault diagnosis methods and proposes a novel Fault Diagnosis 
Algorithm (FDA) which builds on the Self Test Algorithm with the Component Connection 
Model formulation. With the adoption of the hierarchical approach, an improved Hierarchical 
FDA is proposed which enables efficient use of computing resources and hence its use in fault 
diagnosis of practical large scale analogue circuits is a possibility after further development. 
The evaluation of the effectiveness of the Hierarchical FDA with several test circuits has been 
reported and as a result of this evaluation, enhancement to the algorithm has been 
recommended and further areas of research to make it become a usable tool in testing have also 
been identified. The Hierarchical FDA consists of pre-test processing, which is divided into two 
phases, and sets of iterative test cycles. Each set of iterative test cycles is associated with one 
of the optimal testing trees the Hierarchical FDA provides.
Phase one of pre-test processing includes translating a netlist of the Circuit Under Test (CUT) 
to an abstract description represented by a directed linear graph and pre-processing of all the 
hierarchical components in the CUT to prepare a list of optimal trees for testing. Phase two of 
pre-test processing begins upon completion of phase one or re-starts due to an incomplete 
diagnosis with the previous optimal testing tree used. The processes in this phase are: deriving 
a matrix representation (connection equation) of the abstract description with the Hierarchical 
Optimal Tree Generation Procedure, and the application of the Test Point Selection Scheme to 
choose a set of test points (branch voltages and currents of circuit components) and test node 
voltages.
Each cycle of the iterative test procedure is comprised of partitioning the circuit components 
into testee and tester groups, rearrangement of the connection and test point matrices due to the 
component partition, a sequence of checks and computations to obtain a set of test results in the 
form of a normalized percentage error vector, using global or local decision thresholds obtained 
by appropriate fault models or from experience to convert the test results to a digital error 
vector, and applying decision algorithms on the digital error vector to choose fault-free testees 
to be included as testers in the next test cycle.
XI
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“The important thing in science is not so much to obtain new facts  
as to discover new w ays o f thinking about them ”, William Bragg.
1. Introduction
This chapter introduces the reader to the subject of fault diagnosis in general by
explaining some test-related issues and the meaning of fault diagnosis, and reviewing its 
development from the past to the present state-of-the-art. Parallel to this review is a brief review 
on IC development leading to the test challenges of mixed signal ICs. Then, the industrial 
impetus behind the author’s work is described before justifying the fault diagnosis approach 
taken in this research and outlining the layout of this thesis.
1.1. Fault Diagnosis, Test and Related Issues
Much in the same way as the common word “chips” is interchangeable in meaning
with the formal phrase “Integrated Circuits (ICs)”, the word “test”, or “testing”, is synonymous 
with “Fault Diagnosis”. Despite the fact that ICs are either monolithic or hybrid[l], ICs usually 
refer to monolithic ICs as hybrid ICs are now a rare breed except for specialized applications 
such as microwave ICs. In the context of electronic circuits, fault diagnosis concerns the 
detection and identification of faults in a Circuit Under Test (CUT).
From the functional testing viewpoint, fault detection is a process which verifies 
that at least one of the functional modules of the CUT falls outside its design specifications, 
which have various parameters such as gain, bandwidth, signal to noise ratio, etc. What these 
design parameters are, depend on what the functional module is. Each of these design 
parameters has a nominal value and tolerance box which specifies the accepted deviation from
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the nominal value. A functional module is considered working or within its design specifications 
provided that all of its design parameters are within their tolerance box.
On the other hand, structural testing is defect-oriented. Fault detection is a process 
which looks for the presence of defects in at least one of the functional modules of the CUT. 
Defects in ICs are the result of variation and imperfection of their manufacturing processes and 
external factors such as radiation, electrical overstress (EOS) and electrostatic discharge 
(ESD). There are numerous mechanisms behind these defects and they are well documented in 
[2]. Examples of these mechanisms are gate oxide breakdown due to EOS or ESD, ionic 
contamination from the manufacturing process, dislocations caused by diffusion processes and 
electromigration. These defects manifest themselves as various degrees of degradation in the 
expected electrical, logical or functional characteristic of a CUT. Their manifestations are 
mapped onto faults which are represented as circuit conditions that can be modelled electrically, 
logically or functionally. The most frequently used fault models for digital circuits are the 
stuck-at faults [7], which model the defect manifestations at the logic gate level. Other fault 
models are the stuck-open and stuck-short faults [3] which model the defect manifestations at the 
transistor switch level and are used for CMOS digital circuits. Similar to the stuck-short fault is
the bridging fault[4], which is a short circuit between two signal lines in the metalization layer.
\
For analogue circuits, the fault models used are catastrophic (hard), parameter deviation (soft), 
and behaviour faiilts[17]. A functional module is considered faulty if the fault described by the 
fault model adopted, i.e. the manifestations of faults, is detectable by means of measured or 
simulated electrical quantities of the CUT. Depending on the realization of the CUT, a 
functional module can be a group of circuit components at the discrete component level, a group 
of chips on a PCB at the board level or a sub-circuit of the CUT at the monolithic level.
Fault identification determines which of the functional modules are faulty or not 
working, and if it is necessary, which of the components within a faulty module are faulty or not
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working. Parallel to the dual meanings of the acronym “ICs”, the meaning of testing is 
sometimes confined to fault detection only. This is the case in production test (go/no-go testing), 
whereas in development and field tests, testing refers to both fault detection and 
identification[l].
The purpose of testing is to ensure the quality and reliability of whatever products 
which use ICs as their components. Test quality is usually measured by the term “fault 
coverage”, which is the ratio of the number of detectable modelled faults to the number of all 
possible modelled faults, in structural testing. Central to the testability of a circuit are the 
concepts of controllability and observability[l]: controllability is the ability to set the CUT into 
a specific state in order to test for a particular fault at a particular node. On the other hand, 
observability is the capability to interpret the test results for a particular fault in the CUT at its 
outputs or special purpose test ports where currents and/or voltages can be measured. However, 
testing of ICs is a complex issue whose complexity is best appreciated with a brief review of the 
development of fault diagnosis and ICs.
1.2. Development o f  Fault Diagnosis
Historically speaking, research on fault diagnosis had its focus on digital rather
than analogue circuits. This partly contributes to the fact that the development of analogue fault 
diagnosis and test equipment lags so far behind its digital counterpart. Research and 
development in digital fault diagnosis began in the mid 1960s due to the availability of large 
scale computers and made available the first available test program a decade[5] later. After 
more than three decades of development and research, there are now proven digital automatic 
test pattern generation (ATPG) and design for testability/test (DFT) techniques. For small 
combinational circuits with small number of primary inputs, application of all possible test
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vectors guarantees near-maximum fault coverage yet their test cost is the lowest among other 
ATPG techniques as its test generation (computations required to generate the test vectors) and 
application (time required to apply the test vectors) costs are extremely low. This kind of 
exhaustive testing can be applied to more complex but not large circuits so long as the 
partitioning of the CUT into small sub-circuits is possible. Another inexpensive way to test 
combinational circuits with a low level of logic and gate fan-ins is the Random Testing 
technique[6]. This technique employs a random number generator to derive test vectors in 
succession. Each test vector generated can be found to detect an additional fault or not with the 
use of a simulator and the fault models of the CUT.
For the testing of large combinational circuits, ATPG algorithms are available and 
based on the oldest but universally accepted stuck-at fault models proposed by Eldred[7]. A 
pioneering example in algorithmic ATPG is the Roth’s D-algorithm[8][9]. It is based on the 
concepts of controllability and observability (Chapter 1.1): the test vector for a stuck-at fault at 
a particular node is obtained by establishing a path to activate the fault and to propagate the 
fault effect to an observable output node by manipulating input values along the path sensitized. 
An alternative to the D-algorithm is the Boolean Difference technique[10]. It derives all the 
possible test vectors for both types of stuck-at faults at a specific node by performing the 
exclusive-or Boolean operation on the logic function corresponding to an observable output 
node, and a function derived from this output function. This Boolean operation nature results in 
slow test vector generation and hence its use in fault detection for large combinational circuits 
with complex output functions is precluded, whereas the D-algorithm is more effective in test 
vector generation in terms of computation speed and the fact that it does not generate redundant 
test vectors. However, the single stuck-at fault test set produced by the D-algorithm and other 
algorithms alike, will only achieve high fault coverage (over 99%) for multiple stuck-at faults if 
the number of observable circuit output nodes is above two[ll], whereas the Boolean
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Difference technique will be able to detect multiple faults after some extension[l]. Therefore, 
the Boolean Difference method can be used to test small partitions of a large combinational 
circuit, where multiple faults are more likely to occur, and the rest of the circuit is tested with a 
single stuck-at fault algorithm such as the D-algorithm.
The D-algorithm will not always work for a CUT if any signal branches out as 
inputs to more than one logic gate, and as the outputs from these logic gates propagate down the 
logic levels, they re-join together as inputs to the same logic gate. This reconvergent fanout of a 
signal will sometimes lead to multiple paths being sensitized in the CUT, which prevent the 
propagation of a fault to an observable output node. Goel[12] proposed the path-oriented 
decision making (PODEM) algorithm to solve this problem of reconvergence fanout. PODEM 
is similar to the D-algorithm but it will retry a step to reverse an incorrect decision and by doing 
so, it effectively disables other sensitized paths that interfere with the propagation of the fault to 
the observable output node. There are also other ATPG algorithms[13][14] which improved on 
PODEM. The D-algorithm, PODEM and their successor algorithms alike, are now the basis of 
many ATPG systems incorporated into industry standard CAD tools. From the D-algorithm[8] 
to its successor[14], digital ATPG procedures have advanced to a very mature stage in two 
decades and will continue to evolve as new challenges arise. A review of this subject and an 
abundant source of literature references can be found in [15].
Design for testability/test (DFT), as its name implies, is the use of design-oriented 
measures to enhance testability of a circuit from the outset of the design stage so that on the one 
hand IC quality and reliability are ensured, but on the other hand test cost is kept to a minimum 
to make a product economically viable. The need to test sequential circuits, which consist of 
fed-back state variables (memory elements) that are not easily controllable and observable, is 
the major drive for the development of structured DFT approaches such as the scan path design 
and Built-In-Self-Test (BIST). Opposite to the structured approach is the ad hoc approach
Page-5-
rhnpter I intmJ.irtinn 10 n+v»lnpm»wtt nf Fmilt DiVigw/lcic
which uses good engineering practice, such as additional design rules at the schematic or layout 
level, to improve testability. This is a tailor-made approach as the exact measure taken depends 
on the individual CUT. Scan path design enhances the controllability and observability of a 
sequential circuit by incorporating an on-chip 2-to-l multiplexer (MUX) with every flip-flop 
element in the sequential circuit. In scan mode, the MUXs configure the flip-flops into a serial 
shift register to form a scan path, and break the connections between the flip-flops and the input 
logic block of the sequential circuit. This latter action of the MUXs turns the sequential circuit 
into a combinational circuit which can be tested with the combinational ATPG techniques. 
During the scan mode, the outputs and inputs of the flip-flops become the respective 
pseudoprimary inputs and outputs which are controllable and observable via the scan path. 
However, test vector generation, control of the MUXs, test result observation and evaluation 
are still not done on-chip for the scan path desiga BIST enhances the testability of a sequential 
circuit even further by incorporating any or all of the other elements of the test process on-chip 
at a price. Chip area is inevitably increased by implementing BIST and often a balance between 
the complexity of the BIST and its cost has to be struck. The elements of the test process that 
are most likely incorporated into an IC directly are PRBS test vector generation, signature 
analysis and built-in logic block observers (BILBO).
Scan path design had been extended to the so called boundary scan design for the 
testing of board level products to circumvent the worsening problem of test probing ICs on a 
PCB with increasingly dense packing density due to device minimization and advances in 
process, packages and PCB manufacturing technologies. The essence of the boundary scan 
design is to associate a SRL (shift register latch), which performs the dual role of a multiplexer 
and flip-flop with a master-slave flip-flop configuration and a two-phase clocking scheme, with 
every functional pin of an IC which is going to be mounted on a PCB. The overhead of an IC 
with boundary scan design is four additional pins for the scan path, the control and clock lines
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of the scan SRL. These SRLs can then be configured into a shift register around the IC 
boundary to form a boundary scan path. A PCB with boundary scan design has on board scan 
path connections so that the scan paths within all the ICs on the board can be connected to form 
an overall serial data path with a board scan input and output.
As a PCB may consist of ICs from more than one manufacturer, a common 
standard for boundary scan implementation on the board and system levels was needed The 
Joint Test Action Group (JTAG) was formed in 1985 by leading semiconductor manufacturers 
to serve the purpose of devising future test concepts and to work on this common standard 
There is now a testability standard JTAG/IEEE 1149.1 for boundary scan implementation, 
which sets out the requirements for testing complex digital systems in a hierarchical manner that 
covers component, board and system levels. This standard specifies a 4-wire, serial interface 
test bus which is used to interconnect components, boards and systems that are conformed to its 
test structure so that various modes of testing can be activated by software control. One 
semiconductor manufacture^ 16] has even developed a dedicated software tool, a controller card 
and a range of IEEE 1149.1 chips to support the hierarchical testing of digital circuits.
Another useful DFT technique is the Iddq test, which uses the measurement of 
quiescent supply current of an IC to detect faults based on short circuit effects where higher 
than usual supply current will result. Its main attraction is its relative low test cost and it is 
usually used to detect stuck-short[3] and bridging[4] faults, which are difficult to detect with 
the stuck-at fault based ATPG, in CMOS digital ICs.
The advance in digital fault diagnosis has been driven by the demand to test 
reliably digital circuits with integration density and clock speed increasing annually. This 
advance is made possible by the use of the simple model of stuck-at-one and stuck-at-zero 
faults. However, there is no analogue fault model parallel to the digital one because an analogue 
signal is continuous in nature. Furthermore, analogue functions are diverse and circuit
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performance can be measured in many ways. Example of analogue variables are circuit 
response time (rise and fall time), bandwidth, gain, temperature variations, offset voltage and 
leakage current. Like component values, some of these variables have tolerance bands which 
complicate testing. In addition, the accuracy of analogue measurements needs to be considered 
in testing. This lack of a universal analogue fault model is another reason for the development 
of digital testing techniques and equipment to be so far ahead of its analogue counterpart.
The perennial problem in analogue testing is the accessability of circuit nodes for 
measurements. At chip level testing the designer has to consider testing in the design stage and 
to make available some test points on the pins of the chip for test-probing. This inevitably adds 
some overhead in the cost of the chip. Test-probing nodes on a circuit board is made difficult or 
sometimes impossible by the use of multilayer board, modem chip package (PLCC and PGA) 
and surface mount technology. This problem is exacerbated by increased device minimisation, 
in particular the advent of the Mixed-signal Application Specific Integrated Circuits (ASICs) 
which are brought about by the recent improvements in process technology that has made 
possible reliable CMOS and BiCMOS realisations of both digital and analogue circuit elements 
on the same chip. As the process technology improves and the minimum feature size of an IC 
decreases, the technological disparity between test equipment and new analogue and mixed- 
signal ICs becomes significant to a point which prompts semiconductor manufacturers to 
update their test equipment and hence the cost of testing increases while process technology 
advances. The demand to keep the cost of testing down and to make analogue testing a 
manageable task has forced researchers to focus their efforts on analogue fault diagnosis since 
the mid 1970’s[5] and has produced a variety of fault diagnosis methods for analogue circuits.
Since the advent of the mixed analogue and digital ICs, market demand on them 
has been on the increase, so that their test issue is gaining importance and attracting renewed 
interest from researchers on mixed signal testing. This renewed interest has been so abundant
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that the IEEE Computer Society Test Technology Technical Committee has sponsored an 
annual workshop focusing on issues related to the testing of mixed signal ICs since 1995. With 
such workshops, the testing of mixed signal ICs have truly established itself as a discipline 
which has been driven by three fundamental market and technology forces identified by 
Soma[17]: testing for the simple fault model of digital circuits is no longer sufficient to 
guarantee satisfactory test results as digital VLSI ICs start to show analogue behaviour, 
especially during signal transitions, due to a combination of ever higher operating frequencies 
and lower operating power. The second driving force originates from the fast expanding 
telecommunication market, in which every system is almost mixed signal in nature. These mixed 
signal circuits, such as converters and transceivers, are also characterized by high operating 
frequencies and low operating power (e.g. mobile phone). Their high and increasing test cost 
has resulted in intensive industrial efforts to find new cost effective test techniques. The last 
driving force comes from the increasing presence of systems integrating sensors and ICs. These 
systems are used in automotive electronics, medical equipment and consumer electronics, etc. 
They employ converters as the interface between the sensors and the rest of the systems. Both 
the sensors and converters are very difficult to test and their test cost are high. This again leads 
to intensive industrial efforts to find alternative test techniques to reduce test cost. In response 
to these driving forces, researchers from academia and industry have proposed a wide range of 
techniques to meet the mixed signal test challenges (Chapter 1.3). For example, some 
techniques borrow ideas from established digital testing methods, whereas others concentrate on 
the bottleneck of mixed signal test, i.e. the testing of analogue circuits for which there are no 
commercially available test tools[ 18].
To address the problem of testing mixed signal ICs at the board level, work on a 
new mixed signal test bus standard, the IEEE 1149.4, an extension for the 1149.1 boundary 
scan standard, has been on-going since 1991 and would have passed its first ballot phase in
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1997. Its salient features and cost benefits are reported by Sunter[19]. Mixed signal ICs which 
are 1149.4 compliant will have two pins for supplying the analogue stimulus and observing the 
associated response (ATI and AT2) and four pins (TCK, TMS, TDI and TDO) for the 1149.1 
test access port interface and associated support circuitry.
The accepted standard test practice leading to very good fault isolation and high 
product reliability for mixed signal circuits is the divide and conquer approach[20]. This 
approach partitions a mixed signal circuit into analogue, memory and logic blocks so that each 
block can be tested with its own specific test methods. Central to this approach is that the CUT, 
whether at the monolithic or board level, has a test mode to allow direct access to the inputs and 
outputs of each block via boundary scan and additional analogue signal buses[21]. After each 
block has been tested with its own specific tests, the complete test of the CUT requires two 
additional steps which are the testing of the interconnects between blocks [22]and the testing of 
the combined function of all blocks and interconnects (system test). Even though the 
interconnect tests only apply to mixed signal circuits at the board level, high test cost and the 
fact that a complete system test is usually not possible are the disadvantages of this partitioned 
methodology. Due to this reason, other methods have been proposed to either supplement this 
partitioned approach or replace it with a unified test for mixed signal circuits.
Examples of the supplementary tests are the transient response technique (TRT) 
and Iddq testing. The essence of TRT[23] is the use of PRBS stimulus to excite a CUT and the 
capturing of the resulting transient response for off-line auto-correlation (on fault free response) 
and cross-correlation (on fault free and faulty response) on which their comparison is used to 
detect faults. Iddq testing is well established for digital CMOS ICs[24]. Its use in the testing of 
mixed signal ICs began with DC supply current monitoring for CMOS macros, such as opamps 
and comparators, with hard faults. However, Iddq testing for mixed signal circuits has 
developed to include a number of variants[25] which are based on the monitoring of AC and
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DC supply currents. Some of these techniques have combined supply current monitoring with 
the use of Fast Fourier Transform (FFT) or an artificial neutral network (ANN) while others 
use the cross-correlation of the supply current and output test responses for fault detection.
There have been three attempts to propose a unified approach for mixed signal 
test. Reisig and DeCarlo[26] proposed a time domain method based on the combined 
formulation of Component Connection Model (CCM) and Self Test (ST) Algorithm a decade 
ago. This was followed by Chang and Sheu[27][28] who proposed a frequency domain method 
based on the same formulation nearly a decade after Reisig’s publicatioa Both methods are 
characterized by extremely complicated mathematics and Chang’s approach is more promising 
as it results in a lower order matrix equation and the required number of test points are reduced. 
In addition, Chang’s approach has avoided some of the problems in Reisig’s approach. 
However, neither approach tacldes the problem of tolerance masking and investigate the effect 
of changes in the precision of test points on the diagnosing power of their algorithms. Recently, 
Lin[29] proposed a method based on a newly developed theory of discrete event systems but the 
three examples used in his paper are too simple and are either pure digital (a 2-gate circuit with 
3 inputs and 1 output) or analogue (a voltage divider and a 5-resistor network).
At the moment, there is no analogue ATPG advanced enough to parallel the highly 
developed digital ATPG such as PODEM[12] and its successor[13]. However, there are a wide 
diversity of developing analogue ATPG techniques whose descriptions are not necessary to set 
the scene for reading the author’s work. Soma[30] has reviewed this issue recently and grouped 
14 different types of ATPG techniques into four main classes. These are functional (3) and 
structural (4) test generation algorithms, ATPG based on automatic test selection algorithms (1) 
and DFT-based analogue ATPG algorithms (6). It is interesting to note that two out of six 
different DFT strategies in Soma’s classification do not have associated ATPG algorithms.
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Analogue Fault diagnosis methods can be grouped into either two[31][32][33] or 
four[34] categories. The former grouping divides the methods into Simulation Before Test 
(SBT) and Simulation After Test (SAT) techniques. SBT techniques are best used to detect and 
locate hard faults (open and short circuit) by simulating all possible fault conditions of the CUT 
and storing the simulated data in a fault dictionary so that measured data from the test can be 
compared with the fault signatures stored in the dictionary. A fault is diagnosed when its 
corresponding signature in the dictionary matches the measured data to within a predefined 
tolerance. The name SBT is self-explanatory as all the simulations of faults are done before the 
test (comparison of the measured data and fault signatures) is carried out. The variations of 
SBT techniques[32][35] differ mostly in how the fault dictionary is established and handled. Its 
disadvantages are the large volume of data to be processed when forming the fault dictionary 
and the risk of overlooking faults which are not included in the fault dictionary. These 
disadvantages become more significant when SBT techniques are used to diagnose soft faults 
(deviation in component values) because the size of the dictionary is much larger than that in 
the case of hard faults, and the possibility of not including all possible fault conditions in the 
dictionary is also greater.
With SAT techniques, as the name implies, all circuit simulations take place after 
the testing process. Early publications[36][37][38] concentrated on parameter identification 
techniques which require one to solve the solution of systems of non-linear equations that are 
implied by KCL, KVL and branch voltage-current relations. Its drawback is the formidable 
numerical difficulty when dealing with large size circuits.
The classification of analogue fault diagnose techniques in [34] is based on how 
the CUT is represented. They are as follows:
1. Taxonomical method
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This is synonymous with the SBT techniques.
2. Deterministic method
For a CUT with n input variables jc0 , x , , ........... , xn_{, the output y, at one of the r (n>r)
test points is y, -  f j ( x0y x XJ , x ^ ) ,  7 = 0, 1,........, r - 1 .  The deterministic
method determines the deviation of the measured output responses AY from the expected 
ones which are calculated from the analytic relations / 0, f x, ........, f r_x. A criterion which
can be expressed as an analytic expression involving AY is chosen with hypotheses on the 
analogue faults governing how the expected output responses are evaluated. To show how 
this technique diagnoses a fault, the Associated Least Squares Criterion is used as an 
example:
Let S, be a factor of merit associated with each input variable x it 0 < i < n ,
7=0
With the measured and expected outputs at the test point j denoted by g, and y,- 
respectively. The hypotheses are
• single fault.
• the Sk of the input variable xk, 0 < k < n , which corresponds to the most likely
faulty component is the minimum factor of merit 
The steps to carry out the diagnosis are as follows:
1) r measurements g0, gly , gr-1 are taken.
2) For each input variable, the value of x{ is computed which minimises Si with the 
other input variables being at their nominal values.
3) The values of Sj for each Xj computed in 2) are evaluated.
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4) The faulty component corresponds to the x5 in 3) which yields minimum Si.
There are many variants in this technique depending on what hypotheses and criterion a 
variant adopts. Its main disadvantage is the large amount of computations to be done at the 
test.
3. Probabilistic method
This technique arrives at the faulty component by comparing the measured characteristics of 
the CUT with its nominal ones and at the same time taking into considerations the associated 
parameter tolerances. Its main principle is to determine the probability for each individual 
parameter which causes the discrepancy between the nominal and measured values of the 
characteristics. The component corresponding to the parameter whose probability is 
maximum is thus the most likely to be faulty.
Its main disadvantages are its restriction to the single fault case and linear circuits. 
Additionally, it can only handle soft faults.
4. Topological method
This technique is based on the knowledge of the structure of the CUT which generally comes 
from its netlist. As in the cases in the other three categories, there are variants in this 
method. The most promising variant represents the topology of the CUT as a linear graph in 
an exact[39] or abstract[40] manner. [39] has established a testability condition which 
depends on topology only. However, it is not very practical as its focus is on node-faults 
instead of component faults. It defines a faulty node as a node to which faulty components 
are connected. Diagnosis of faulty components is thus indirectly through the diagnosis of 
faulty nodes. [40] hierarchically decomposes the CUT into sub-circuits using the 
measurement nodes. Fault diagnosis is achieved by checking the consistency of KCL 
between decomposed sub-circuits to locate faulty sub-circuits. The decomposition carries on 
until faulty components are located. This approach is not practical at the IC level as it
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requires access to a large number of internal nodes to get a reasonable fault coverage which 
leads to very high overhead costs. However, it is adopted for testing faulty chips at the board 
level as all the chip pins are accessible. In addition to this accessability constraint, this 
approach is only suitable for testing bipolar IC as the current flow in CMOS circuits is 
generally very small, in particular the current flow into the gate inputs, which are always the 
most accessible nodes. The consistency of KCL is thus very difficult to check by summing 
very small currents to zero, particularly with small tolerance variations. Nonetheless, the 
topology method in general is the more efficient the larger the CUT is .
The two different classifications of fault diagnosis methods discussed so far are 
not exhaustive in their contents and do not overlap each other completely. The SAT techniques 
in the first classification do not necessarily include all methods in categories 2., 3. and 4. of the 
second classification. For example, the probabilistic method can be considered a SBT 
technique[33].
There are other techniques which were proposed after these two classifications 
were made. For example, the sensitivity based technique[41] which has a firm theoretical 
foundation and has already resulted in an automatic sensitivity analysis tool, LIMSoft[42][43], 
for analogue test generation. This technique is useful for detecting parameter deviation faults. 
Lately, techniques based on artificial neural networks has attracted increasing attention[44, 45, 
46,47,48].
1.3. IC Development and Test Challenges of Mixed Signal ICs
Since the invention of the transistor in 1947 and the inception of IC development at the
beginning of 1960, there have been a few generations of ICs in terms of integration density, and 
a diversity of IC applications which required different technologies. Integration density for the 
CMOS technology, in terms of the number of on-chip transistors, has grown from SSI with less
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than 100 transistors per chip to ULSI with more than 100 thousand transistors per chip. In 
between these extremes are MSI, LSI and VLSI. Most analogue circuits are either SSI or MSI. 
Mixed signal (analogue and digital) circuits are either MSI or LSI, whereas digital circuits can 
be from SSI ( a few logic gates on a chip) to ULSI and beyond (microprocessor and memory 
chips) According to [49], the current 5 million transistors per chip limits is predicted to increase 
to 800 million by the year 2010. Most of these transistors are needed for on-chip memory and 
the rest are used for logic elements and interfaces so that a true system-on-a-chip can be 
realized. An alternative form of integration, the Multi-Chip Module (MCM), which is 
considered to be the fifth generation of ICs, has 10 to 20 million devices per module[50]. As for 
IC technologies, the first mature technology was BJT, followed by NMOS, CMOS and then 
BiCMOS. These technologies have their relative merits and disadvantages, and their uses 
depend very much on the applicationsfl]. Apart from these silicon based technologies, there are 
evolving technologies[50] which are based on SiGe (Silicon-Germanium) Heterostructures, III- 
V (Gallium Arsenide (GaAs) and Indium Phosphide (InP)) and II-VI compound 
semiconductors for specialized applications. The most widespread used compound 
semiconductor is GaAs, which has applications in high frequency microwave circuits and in on- 
chip integrated optics (integration of electronic and optical devices on the same GaAs 
substrate).
Digital ICs have been mainly used in the computer industry since their 
development. As the computer industry expanded into the personal computer (PC) market in the 
late seventies, and has continued its expansion into the nineties, there have been five generations 
of PCs which utilizes digital ICs with increasing speed, functionality and integratioa This huge 
demand from the computer industry has fueled the research on design and test of digital ICs to 
the current mature state that there are now available a common design language (VHDL) and
Page-16-
Chnptvr /  IntnnAnrtinn 11 f t?  nnA Tmtt rtmttvngr* nf MirrJ Signal W*
testing standard (IEEE 1149.1), which facilitate the automation of design and test for digital 
ICs.
As the real world is undoubtedly analogue in nature, many applications which need 
the use of both digital and analogue circuits had to resort to implementing the required systems 
on board level before process technologies were advanced enough to allow integration of mixed 
analogue and digital circuits. These mixed signal ICs have been made a reality by the 
advancement in CMOS technology and the arrival of BiCMOS technology. As a result, there 
has been significant growth on the demand for mixed signal ICs in recent years. This growth 
has been coupled with the consumerization of electronics, i.e. the convergence of multimedia, 
telecommunications and computing, to result in increased challenges in the design of mixed 
signal ICs. Compounding the design issue is the fact that commercial competitiveness calls for 
increased functionality on decreased chip area with better performance and faster time-to- 
market. Exacerbating this issue further is the trend towards system-on-a-chip and more 
applications which require highly complex monolithic solutions with low power and portability 
requirements. These design challenges are never ending and as soon as a new challenge 
emerges, it will soon translate itself into a test challenge as design and test are closely related 
issues.
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1.4. DFT: an Aid to tackle the Test Challenges
DFT techniques for mixed signal and analogue circuits have more variety
than their digital counterpart and are divided into three methodologies[51] or six different 
approaches[52]. Parallel to the digital scan path design (Chapter 1.2) is the so called 
analogue access or test point insertion based methodology[53][54] which uses an analogue 
scan path for controllability and observability of the internal nodes of a CUT. Specially 
designed analogue shift register cells are used to form the analogue scan chain for loading 
of test data and readout of the test results in a way similar to the digital scan path. An 
example of analogue shift register design utilizing a simple discrete-time current copier 
consisting of switches, a MOS transistor and a capacitor is described in [551. An 
alternative to the analogue shift register is to use the sw-opamp (switchable opamp) 
concept, originally proposed by Bratt[56]. A sw-opamp is a configurable opamp with a 
digital control signal to switch it into either the buffer or opamp mode. A low control 
signal sets the sw-opamp into the opamp mode, in which it functions as a normal 
differential input, single-ended output opamp. When the buffer mode is selected by setting 
the control signal to high, the sw-opamp becomes a buffer, where its input passes directly 
to its output. Thus, this method is particularly suitable for circuits which can be 
partitioned into blocks of opamp stages. Controllability and observability of a chosen 
opamp block are achieved by putting the chosen block into opamp mode and all the other 
blocks into buffer mode. In this way, the test signal for the chosen opamp block can be 
injected from a primary input and the test results observed from the primary output of the 
CUT. Different CMOS implementation of the sw-opamp in single-ended[57] and 
differential-ended[58j configurations have been investigated to improve on the sw-opamp 
implementation proposed by Bratt[56].
Opposite to the analogue access based DFT is the reconfiguration based 
methodology which achieves testability improvement by reconfiguring the CUT with MOS
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switches. The pioneering paper in this methodology is by Soma[59]. He shows that the 
controllability and observability of each stage in cascaded stage active filters can be 
improved by systematically inserting MOS switch combinations into the CUT dynamically 
to increase the bandwidth of each stage in test mode. This concept is extended to switched 
capacitor (sc) filters[60] to take into account that sc filters already have MOS switches.
The last class of methodology is a direct parallel to the digital BIST but it is 
divided into functional and fault based. As their names imply, functional based BIST 
techniques test the functional specifications of the CUT with conventional test stimuli 
whereas fault based BIST methods aim at fault detection with non-conventional stimuli 
and signatures. Examples of functional specifications tested by BIST are signal-to-noise 
ratio (SNR) and frequency response. Classes of circuits employing functional based BIST 
are sigma-delta[61] and successive approximation[62] ADCs, and single chip speech 
CODEC[63]. In [63], the combined performance of the on-chip ADC and DAC are 
measured by a FFT analysis on the ADC output, with the ADC input derived from the 
output of the DAC which takes a 512-point sinusoidal input stimulus generated from the 
on-chip DSP cores as its input
Ohletz[64] proposed one of the earliest fault-based BIST schemes which allows 
analogue test response evaluation within a digital kernel. This is done by the dual use of a 
special on-chip generator/analyzer, the Hybrid Test Stimulus Generator (HTSG) which 
provides the analogue test stimulus and evaluates the test signatures. Another fault based 
BIST which has both on-chip test signal generation and test response evaluation is a 
multifunctional test structure called ABILBO[65]. It generates test signals at different 
frequencies, performs signature analysis and achieves analogue scan depending on which 
operating mode it is in. Other fault based BIST schemes concentrate on test signature 
analysis to accommodate tolerances in analogue signals either by digital[6 6 ] or 
analogue[67] integration. Recently, a new fault based BIST scheme, the oscillation test
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method[6 8 ], has been proposed for opamp based circuit. It removes the need for test signal 
generation by turning the CUT into an oscillator. The oscillation frequency of a faulty 
CUT is different from that of a fault free CUT. As customary with all analogue variables, 
there is a tolerance band associated with the fault free oscillation frequency. This tolerance 
band is determined by Monte Carlo analysis taking into consideration the nominal 
tolerance of all important technologies and design parameters. A fault will be detected if it 
shifts the oscillation frequency out of the tolerance band. Another class of circuits which 
are ideal candidates for the oscillation test method is the biquadratic filter[69] because of 
its inherently oscillatory nature. To make the biquad oscillate, its damping loops are cut 
and filter coefficients programmed digitally so that the poles of the biquad are relocated 
onto the imaginary axis of the s-plane.
The reconfiguration based and analogue access methodologies correspond 
directly to the “set-up and execution of module test (BIST)” and “access to embedded 
modules/nodes” DFT approaches in [52] respectively. While the BIST based methodology 
maps to the “on-chip generation/evaluation of test stimuli” and “on-chip multi­
module/system test” DFT approaches in [52]. The last two DFT approaches in [52] do not 
relate to any of the methodologies in [51]. One of the last two DFT approaches “support 
for external test and evaluation” refers to transient response technique[23] and Iddq 
testing[25]. The remaining DFT approach on “general DFT rules and guidelines” includes 
ad hoc DFT.
1.5. Industrial Impetus for Research on Fault Diagnosis Procedure
The research work undertaken by the author has its industrial impetus from
Robert Bosch GmbH, the recognised world wide leader in the field of automotive 
electronics[70]. Bosch has a need to investigate the testing of mixed signal ICs, such as 
sigma delta ADC, with an ultimate aim to optimise testing at an early stage of the design
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(DFT) in order to maximise the fault coverage for production test, thus saving expensive 
re-design. This investigation has been split into test preparation and generation. Activities 
to improve test preparation at Bosch have been ongoing since 1995: the AMITY[71] 
project will result in a virtual design test bench to integrate the design and test generation 
stage together. Linking to AMITY is the VIRTUS[72] project, its aim is to incorporate 
tester models into the AMITY environment in order to evaluate the interaction of the ICs 
and test steps before the first silicon is fabricated. Thus, effective use of the tester time is 
ensured. Test generation support with an interface to AMITY and VIRTUS has been dealt 
with by the collaboration between Bosch and the University of Bath. The aim of this 
collaboration is to develop fault diagnosis/test generation procedures which clarify the 
reachable diagnosis levels, and provide a set of test signals optimized for the activation of 
sensitive circuit parameters. The author’s work is the first part of this collaboration to 
develop fault diagnosis procedure for analogue circuits. To apply the diagnosis procedure 
to practical circuits, realistic fault models which describe the tolerance behaviour of 
typical analogue building blocks, their sensitivity to critical process variations and 
environmental parameter influence are necessary. Analogue fault modelling[90] is the 
second part of this collaboration.
1.6. Fault Diagnosis Approach and Thesis Layout
Despite two decades of development, there is still a lack of software tools in
analogue fault diagnosis and the issue of hierarchical testing for analogue circuits is still not 
tackled successfully. The author’s work builds on one of the fault diagnosis methods after 
reviewing the others and has already laid a foundation stone towards the goal of hierarchical 
testing[73] which is further discussed in [74]with example test circuits.
Having reviewed a number of fault diagnosis techniques, a decision has been 
taken to use the approach of Wey[75] and Wu[76] as the basis of the author’s work. This
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approach can be classified as the topological method or the SAT technique with fault 
verification. As opposed to the parameter identification SAT technique, this approach does 
not solve for parameter values, but attempts to carry out computations (instead of 
simulations) under different circuit component partitions and then some decision 
algorithms[76] are used to locate the faulty components.
Wey[75] adopts the Pseudo Circuit Approach which is based on a Self Test 
(ST) Algorithm[76] formulated on the Component Connection Models (CCM)[77]. The 
merit of Wey’s approach is structured DFT, which integrates circuit diagnosability in the 
design stage instead of having the test problem considered after the chip has been laid out. 
In addition, its basis, the combined formulation of the CCM and ST Algorithm, is also the 
formulation of three different pieces of works [26], [27], [28] (Chapter 1.2) with different 
emphasis in their development of this basic formulation. Chronologically speaking, [26] was 
published before the author embarked on this research work in late 1994, whereas [27] and 
[28] were not known to the author when he had to make a decision on which diagnosis 
approach to develop, although the Wey’s approach was recommended by Bosch at the 
outset of this research. With hindsight, the decision is correct as three other researchers 
were also inspired by Wey’s work and coincidentally chose his approach for development, 
perhaps because of its flexibility, power and potential for low test cost. As the Wey’s 
approach is algorithmic based, it is inherently programmable and its successful development 
into a practical fault diagnosis procedure will no doubt make it a complementary test tool to 
all the other hardware-based DFT techniques as it does not need test circuitry implemented 
on expensive chip area.
Wey’s contribution is the proposal of a testability condition for analogue circuits once the 
test points and tester/testee partition of the CUT are known. This testability condition 
depends only on the circuit topology and is not affected by component values. He also 
proposed two essential test point selection rules and test point compaction. These rules
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select elements of the system output vector b as test points and are based on topology and 
diagnosability considerations, which reflect in the column entries of connection matrix 
Ln[75]. In the case of the number of test points selected being more than the allowable limit 
set by diagnosability, test point compaction is used to reduce the test point number down to 
the diagnosability limit by making use of an element of the system input vector a, which can 
be expressed in terms of these b vector elements it replaced.
The work done to date in this project has improved on Wey’s work by 
supplementing how to generate the circuit connection equation with an Optimum Tree 
Generation Procedure (OTGP)[78], narrowing down the type of essential test points on 
which compaction is applied, clarifying how to carry out compaction iteratively and adding 
the minimum test node mapping scheme to address the physical measurement issue and to 
cover the case when the number of essential test points selected is less than the 
diagnosability limit. With all these improvements, a coherent Fault Diagnosis Algorithm 
(FDA) has been developed based on the ST Algorithm and a novel Test Point Selection 
(TPS)[78] Scheme to give maximum fault coverage with a minimum number of test nodes. 
The FDA achieves maximum fault coverage by requiring a user to input a Diagnosis Depth, 
which is the expected number of maximum simultaneous faults in the CUT. With the FDA 
as the foundation, the hierarchical approach is integrated with the FDA to realize a 
Hierarchical FDA with its key advantages being the efficient use of computing resources 
and the diagnosis of hard faults entirely embedded in hierarchical components, as well as 
soft faults. The former advantage is absolutely necessary for any fault diagnosis procedure 
to be of practical use in the testing of large scale analogue circuits.
The novelty of the author’s work is the development of a hierarchical fault 
diagnosis procedure which does not require any expensive on-chip test circuitry. This 
procedure begins with the translation of the CUT netllist into a directed linear graph which 
has many possible mathematical representations in the form of matrix connection equations
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(Chapter 2). The next step is to select a connection equation optimised for computation with the 
OTGP (Chapter 3) with hierarchical modification (Chapter 6.3). Central to the OTGP is the 
construction of the CUT node incidence matrix which is equivalent to applying the KCL to all 
the nodes of the CUT except the reference node. During this construction process, high sparsity 
matrices (Lu and L12) in the connection equation is ensured by using rules to allocate the 
column indices of the incidence matrix to graph edges corresponding to the CUT components. 
Manipulations of this matrix lead eventually to the derivation of the optimised connection 
equation. Once the connection equation is derived, a set of test points, which can diagnose faults 
up to the user specified test requirement (diagnosis depth), is obtained by the test point selection 
procedure (Chapters 4 and 6.4). This selection procedure applies the topology and diagnosability 
rules to the CUT by examining the column entries of the Ln connection matrix to select essential 
test points, which are either compacted or supplemented depending on whether the number of 
essential test points are more than or less than the diagnosability limit.
Chapter 5 explains the basic fault diagnosis algorithm which encompassed issues 
such as the ST Algorithm and CCM formulation (how faults are diagnosed with iterative test 
cycles), the mathematics behind the matrix computations and operations done in a test cycle and 
the required decision algorithms. Chapter 6  introduces the hierarchical approach and the 
required changes to the basic FDA before describing the hierarchical FDA. Chapter 7 
investigates the effectiveness of the Hierarchical FDA by applying its C-language 
implementation, the diagnosis program, to several test circuits under different fault conditions, 
and evaluating the consequent diagnosis results to make recommendations on further 
improvements of the algorithm and identify future research areas to turn the Hierarchical FDA 
into a practical test tool for large scale analogue circuits.
Chapter 8 concludes on the achievements of this research work against its initial 
aim and recommends future areas for further work to enable the Hierarchical FDA to become a 
practical test tool.
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2. Mathematical Description of Circuit Topology
This section describes some of the terms used in graph theory[79] and the conventions
used in drawing a graph for the CUT. It also demonstrates the procedures used to derive a 





2.1. Terms and Conventions
Circuit topology is conveniently expressed as a directed linear graph[79] by 
representing two terminal circuit components as edges and their connecting points as nodes 
(see Chapter 6 .1 for the graph representation of circuit components with multiple terminals). 
The direction of current flow or voltage drop across an edge component is denoted by an 
arrow on the edge. In order to have consistent current and voltage graphs, the current of the 
voltage or current sources is defined to flow out from its negative node instead of its 
positive node.
-tX- + 1 -— ------ a »i i
Figure 2.1-1 Conventions on voltage polarity and direction of current flow in independent sources
A node is defined as an in-node of an edge if the current flows into the edge component 
from that node. Otherwise, it is an out-node of the edge. For example, node 3 is the in-node 
and node 1 is the out-node of edge Ri in Figure 2-2.
s
A tree of a graph consists of the edges which connect all the nodes without completing 
any closed loop. The cotree is then defined as the complement of the tree. The total number
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of tree/cotree combinations in a graph is equal to the value of the determinant IAATI[80], 
where A is the node incidence matrix of the graph. This is proved on page 260 to 269 in 
[79]. Listed in Figure 2.1-2 are all the possible trees of the example circuit in Figure 2-1. 
They can be obtained with the spanning tree algorithm in Grimbleby[80] as shown in Figure
2.1-3 or by intuition.
The degree[79] of a node is defined to be the number of edges connected to it. For 
practical circuits, there will not be any self looping edges, which means that the in-node and 
out-node of an edge are distinct.
The fundamental cut set[79] of a tree edge, S(tree edge) is defined to be the set of 
cotree edges of which an element edge will reconnect the tree nodes if the tree edge is 
removed. For example, in Figure 2.1-2d, S(vi)={Ri}, S(R2)={Ri,C3}, S(R4>={C3}.
l Rl> -A S >  \  b 3 t R i ^ . l t
if
1 2 -  f 3 -  Ri 1 2
8  3 | ^ l v l 2 „  h 3 « R‘>  1 t C>  2
Figure 2.1-2 All possible trees of example 1
R 4
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No Tree can be formed (NT)
'  3 _  *. C 3  " 2  "•
remove all edges 
between (3,1)
remove all edgesR2 R2R2between (3,0)R4 R4 R4





H .3 ) remove edges
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coalesce ((0,31.1). 
act of tree edges:
\ l /  (V1.R1).<V1.R2) 
>2
coalesce (2.1). 
set of tree edge


















I coalesce (2,13). 
act of tree edges:





^ c o a le s c e  (0.3.1.2) ^ c o a le s c e  (0.3,2.1) ^ c o a le s c e  ( 0 .U 2 ) ^ c o a le s c e  (0.2.1.3)
• t • t
set of tares: set of tmc: act of tecs: set of tmc:
a: (V 1JU .C3) e: (Vl.C3.R4) f: (Rl.R2.C3) b: (R1.C3.R4)
b: (V1.R1.R4) g: (R1.R2.R4)
c: (V1.R2.C3)
d (V1.R2.R4)
Figure 2.1-3 Spanning tree route for example 1
2.2. Connection Equation
Once a tree of the CUT is specified, its connection matrices Ln and Ll2 in
a = L nb + L 12u (2.2 -1)
• a: system input vector
• b: system output vector
• u: system stimulus vector
• Ln, Li2: sparse connection matrix
can be derived in one of two ways. They differ in the way the so-called fundamental matrix,
D, is obtained.
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V "E 0 ""J, "
_VCt_ D  T 0 _»ct_ 0  F _E a .
(2 .2 -2 )
with
• a = h , b = V , u = Jt
_Vct_ V _E ct.
, E, F: matrices of appropriate sizes.
• J t : column vector of currents of independent current sources in parallel with tree edges
• E ct: column vector of voltages of independent voltage sources in series with cotree
edges.
The deficiencies in DeCarlo’s approach are that it does not deal with controlled sources 
and independent voltage and current sources have to be in series with cotree edges and in 
parallel with tree edges respectively. These pose severe constraints on circuit types and 
topologies that approach can handle.
These deficiencies are due to the fact that all sources are excluded from the graph 
representation of the CUT. Improvements are made by including all sources, whether 
independent or controlled, as graph edges and imposing some rules based on [81] to select 
tree edges. These tree edge selection rules are summarised in Table 2.2-1.
Tree edges Voltage sources Capacitors Resistors
Cotree edges Current sources Inductors
Table 2.2-1 Tree edge selection rules
If these rules are obeyed, the fundamental matrix can always be derived analytically.
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We have











’ V c r  — , vT = > *CT ~ •
_'t . _ViS. _V t . _! b  _
Subscript:
• is: Independent current source.
• vs: Independent voltage source.
• t: Tree edges excluding vs.








An equivalence of (2.2-2) can be extracted from (2.2-3),
M -  ° ' D-lL>.J L»i °.
r
aQ V +









To derive D analytically, the circuit and graph in Figures 2.2-1 and 2.2-2 are used as an 
example.
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Tiee —  
Cotree-----
Figure 2.2-1 Example 2 Figure 2.2-2 Graph of example 2
For Example 2, its node incidence matrix A is obtained by applying KCL for node 1 to 7 
(Node 0 is taken as the reference node. A n-node circuit is completely described by n-1 
nodal equations.).
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Tree edge matrix At Cod treeedge matrix Act
Nodes\Edges V3 !V2 IV1 !R7 !R3 :R5 IR2 R8 IR1 •R4 !R6 III 112
1 1 i 0 i 0 1 1 i 0 i 0 i 0 1 i 0 I 0 ! 0 ! o i 0
2 o i i ; o i -1 I 0 i o i 0 -1 ! 1 ! 0 ! 0 i 0 i 0
3 o i -l ! o ! o ! 1 i o : 1 0 I -1 I o i 0 i o i 0
4 0 I 0 j 0 i o ! -1 i l i o 0 I 0 i l i 0 i o i 0
5 0 I 0 I 1 i o i o i o j 0 0 I 0 i -l j 0 i o j 0
6 0 j 0 j -1 ; o i o ! -l i o 0 ! 0 \ o j 1 i i i -l
7 0 j 0 I 0 j 0 i o i o i -l 0 j 0 1 0 j 0 I -i i 0
2.2-2 Node incidence matrix A of example 2
Analytically, KCL states that
[a t a c t ]
l’ c t j
=  0
*T “  ^ C T
D — At Act (2.2-5)
For the graph of Figure 2.2-2,
D =
" 0 0 0 1 0 - 1“
0 1 0 - 1 0 1
0 0 - 1 0 0 0
1 0 0 - 1 0 1
0 0 0 - 1 - 1 1
0 0 1 - 1 - 1 1
0 0 0 0 1 0
D. D.
Alternatively, DeCarlo’s method of using the fundamental cut sets can be used to derive the 
D matrix as follows:
Let Dyx be the D matrix entry indexed by the xth cotree element in icr and yth tree element 
in iT. This is the yth row and xth column of D.
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if x  €  S( y )
Dyx=0
else
if cotree edge x reconnects the nodes to form a tree in the way the cut tree edge y does 
D „ =  1
else
D)x= - l  
For Figure 2.2-2,
• S(V3)={R<» M
•  S(R,)={R8, R6, I 2)
.  S(V2)=(R„ R«, I2}
.  S(R2)={Ii}
•  S(Rj)={I„ I2. R«}
.  S(R5)=(R4,R6, I „ I 21 
.  S(V,HR4}
Tree(y)\Cotree(x) R.8 jRi |R4 |R6 II |l2
V3 0 i 0 i o i 1 0 I -1
V2 0 I 1 I 0 i -1 0 I 1
Vi 0 I 0 i -1 I 0 0 ! 0
R7 1 I o I o I -1 0 j 1
R3 0 i o : 0 5 -1 -1 ! 1
R5 0 j 0 j 1 ! -1 -1 I 1
R2 0 I 0 I 0 i o 1 i o
Table 2.2-3 D matrix formation with fundamental cut sets
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2.3. Conclusions
This section has explained the terms and conventions needed to understand the 
conventional description of circuit topology as a directed linear graph[79] which consists of tree 
and cotree edges. There are many possible combinations of tree and cotree edges for a given circuit 
topology and each combination corresponds to a mathematical description of the circuit graph, and 
hence the circuit topology, in the form of a matrix connection equation (2.2-1). A spanning tree 
algorithm[80] has been illustrated with the circuit in Example 1 to demonstrate how all the 
tree/cotree combinations are generated.
A set of tree edge selection rules which are based on [81] and include all sources, whether 
independent or controlled, has been proposed as a guideline in determining which components 
should be on the tree. Once a tree of the CUT is chosen, the input and output vectors of the 
corresponding connection equation will be defined and the respective connection matrices can be 
obtained by partitioning the fundamental matrix, D, according to the number of voltage sources on 
the tree and the number of current sources on the cotree. The fundamental matrix of the chosen tree 
is derived with one of two methods which either make use of the fundamental cut sets of all the tree 
edges[77] or manipulate the tree/cotree partitions of the node incidence matrix of the CUT 
analytically. These methods have been demonstrated with the circuit in Example 2.
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3. Implementation Issues
Both methods for deriving the D matrix in the previous chapter require a tree of the 
CUT be specified. Given the large number of possible trees even for a small circuit (Figure 2-1 
has 8 possible trees, Figure 2.2-1 has 300), the resource implications on computing time and 
computer memory is enormous. To avoid this problem, an Optimal Tree Generation (OTG) 
Procedure[78] has been developed. This is a pre-selection strategy in which modified rules from 
those in Table 2.2-1 and additional rules are used to select a tree that will result in 
computationally efficient, high sparsity connection matrices. With foresight, the drawback of 
this procedure may be that it is difficult to provide sufficient alternative trees to re-run the FDA 
should the test using the optimal tree fail. Its merit is its huge saving in computing resources. 
However, to appreciate the limit on circuit size the problem imposes, code has been written to 
follow a post-selection strategy in which all the possible trees of the CUT are generated before 
the rules in Table 2.2-1 are used to select a subset of all these trees. This subset is then used to 
provide the alternative trees needed to re-run the FDA should the test using the first tree from 
the subset fail.
The aforementioned drawback in the OTG Procedure has been overcome coincidentally 
by the adoption of a hierarchical approach which leads to a hierarchical OTG Procedure[73] 
providing more than one optimal tree. This is discussed in Chapter 6.
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3.1. Post-Selection Strategy
A n-stage RLC-ladder network in Figure 3.1-1 was used to investigate the constraint of 
the post-selection policy on circuit size.
♦ r 1-
v O
2n-l Rn 2n Ln^ n ^ w V 2n+l
Cnl" Cn2"
p ....•Q-----------------
Figure 3.1-1 A n-stage RLC-ladder
The test program generates all trees of the n-stage ladder. Two subsets of trees are selected 
according to whether a tree satisfies all rules or only the source rule in Table 2.2-1. The 











No. of trees in the subset 
that satisfies
all rules source rule
4 5 1 1 8 1 4
6 9 2 1 55 1 33
8 13 3 1 377 1 232
10 17 4 3 2584 1 1596
12 21 5 21 17711 1 10945
14 25 6 232 121393 1 75024
16 29 7 out of memoiy(amount of RAM in the SUN 
SPARC5 running the test program is 32 Mbytes)
Table 3.1-1 Effect o f circuit size on performance of the test program with post-selection strategy
It can be observed from the results that although the drain on computing time for the post­
selection strategy is affordable, the demand on computer memory to generate all possible 
trees of the CUT before deriving the connection equation is unreasonable for a simple 16- 
node and 29-component circuit. It is thus mandatory to go for the pre-selection strategy in 
order for the fault diagnostic program to be of any practical use (The values recorded in the 
time column of the above table include the time to print out the results. They are not CPU 
times).
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3.2. Pre-Selection Strategy
This section details the Optimal Tree Generation Procedure with reference to the 




Figure 3.2-1 Graph of example 3
1 0<»
VoO
\ C i v J  ,2D
QVi3=(5e6)iR3
U D
1 = 0.002 Vri
Figure 3.2-2 Fixample 3
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Figure 3.2-2 consists of a driving source V0, a biasing block I, a N-channel MOST Q and a 
load resister RL. This is purely a fictitious circuit to include most variations of elements and 
their connections. Within the biasing block 1, a zero resistance dummy element is put in 
series with the controlling element (R3 and R4) of every current controlled source (Vi3 and 
Ii4) for a simulator program to fulfill KCL. The simplified model equation for Q for 
V* > (v„ -  v,hnshM) > 0  is
where K is the process parameter incorporating electron mobility, gate oxide thickness and 
design parameters of Q. A is a measure of the slope in the saturation region of Q.
From the iterative equation,
Q can be modelled by two controlled current sources, I rugs = G{vr*1, 
V r -  Idram -  G rt vrgs -  G rdv rds, and a drain conductance Gd in each step r of the iteration.
With
I  drain ~  K(Vgs Vthreshold ) (1 +  Vds^) (3.2-1)
(3.2-2)
(3.2-3)
ir   drainX I ' (3-2-4)
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The steps of the OTG Procedure are as follows:
1. Edge Weight Allocation and Grouping of Edge Elements
The weight of an edge is defined as the sum of the degrees[79] (Chapter 2.1) of the 
in-node and out-node less two. If either the in-node or out-node is a dummy node, the 
degree of its corresponding node is used instead in edge weight calculation. In Figure
3.2-2, dummy nodes 12D and 11D correspond to nodes 4 and 3 respectively. From 
Figure 3.2-1, we have the degree of each node in Table 3.2-1,
Node 0 1 2 3 4 5 6 7 8 9 10
Degree 6 3 5 3 3 3 3 2 3 5 4
Table 3.2-1 Degree of nodes in example 3
Dividing the circuit elements into groups in Table 3.2-2 according to the priority 
0>1>..... >7 in Table 3.2-3,
Group Number Type
0 Independent Voltage Sources connected to the reference node
1 Independent Voltage Sources not connected to the reference 
node
2 Controlled Voltage Sources
3 Capacitors
4 Resistors and Conductors
5 Inductors
6 Controlled Current Sources
7 Independent Current Sources
Table 3.2-2 Legend for element grouping
Group 0 1 2 3 5 6 7
Name Vo Vu2 VG c 8 I* I«i lues I* Io
Weight 7 4 4 6 8 9 7 7 6
Group 4
Name Ro R i r 2 r 3 R 4 R s R<5 R 9 Gio R l Gd
Weight 7 3 6 4 4 4 4 7 8 8 7
Table 3.2-3 Edge weight allocation of components in example 3
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2. Construction of incidence matrix A0
This is equivalent to applying KCL on all the nodes except the reference node 0.
• Each element is allocated a column index j according to their group priority and 
descending edge weight within each group in Table 3.2-4. Arranging the elements 
within each group in descending edge weight will minimise the number of non-zero 
entries in the fundamental matrix[82], D, resulting from the OTG Procedure.
Name Vo Vu2 v i3 c 8 Gio Rl Ro R* Gd r2 Ra
j 0 1 2 3 4 5 6 7 8 9 10
Name Rs R6 Ri Iul Iu lues I* Io
j 11 12 13 14 15 16 17 18 19
Table 3.2-4 Column index of node incidence matrix Ao of example 3
• A row index i in ascending numerical order is assigned to each node except the 
reference node. The node is picked with the following procedures with reference to 
Table 3.2-4, Figures 3.2-1 and 3.2-2.
1. As the connecting nodes of group 0 edges are distinct except for the reference 
node, the j values of group 0 edges are allocated to the distinct nodes of 
corresponding group 0 edges. For example, node 5 of V0 is allocated a row index
0. If a node is a dummy node, its corresponding node is assigned the row index 
instead of the dummy node.
2. Each edge in Table 3.2-4 except the group 0 edges is taken in turn for the 
allocation of row indices to nodes until all nodes except the reference node are 
assigned a row index. For each edge its j value is taken as the row index value i 
of its in-node subjected to three tests in the following order:
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The node in test
a) is not the reference node.
b) is not a dummy node.
c) has not been already allocated.
If the in-node fails any test, the j value of the edge is assigned to its out-node 
provided the out-node passes tests b and c if in-node fails test a, or all tests if the 
in-node fails test b and c.
3. A simpler alternative to step 2 is to assign the row indices to nodes in ascending 
numerical order (0,1,2,..., 10) using the tests in step 2. However, the resulting 
node incidence matrix Ao requires more row swaps than that from step 2  to be 
changed to an upper triangular step matrix.
The resulting allocation of row indices to nodes using procedures {1,2} and {1,3} 
are shown in Tables 3.2-5 and 3.2-6 respectively.
Node _5 1 1 10 1 8| 3| l |  7|
i 21 1 2 [ U
Table 3.2-5 Allocation of row index i with procedure {1,2}
Node 5 1 2 3 4 6 7 8 9 10
i 0 1 2 3 4 5 6 7 8 9
Table 3.2-6 Allocation of raw index i with procedure {1,3}
• Fill in entries for Ao
forj=0to 19 
for i=0 to 9
do{if(in-node) entry=l; else if(out-node) entry= -1; else entry=0 ;}
The node incidence matrix using column index in Table 3.2-4 and row index in Table
3.2-5 is in Table 3.2-7.
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Table 3.2-7 Node incidence matrix Ao of example 3
3. Qo=A0
4. Formation of an upper triangular step matrix Ch
Row operations and swaps are carried out on Q0 so that an upper triangular step matrix 
Qi as shown in Table 3.2-8 is formed. The element corresponding to the first matrix 
entry in each step (with a bold font and circled) constitutes tree edges whereas the rest 
are cotree edges (Page 213 and 301 in [79]).
^ - , ? .V u 2  rV i3  '•«£8 .* lfi lu g s
Table 3.2-8 Upper triangular step matrix Qj of example 3
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The steps used to arrive at Qi from Q0 are as follows:
1. From the first column following group 0 edges(column Vu2, j=l), a row operation is 
done using row 1 to zero all non-zero entries below the entry at (i=l, j=l). If the entry 
at (1 , 1) was zero, the first row with a non-zero entry at (i>l, 1) would be swapped 
with row 1 and then row operations would be employed to zero all non-zero entries 
below the new swapped entry at (1, 1). In this case, row 1 is added to row 2.
2. For column 2, row 2 is added to row 6 .
3. Similar row operations are done on row 3 and 4.
4. For column 6  (column Ro) there is no non-zero entry from row 6  downwards. The 
first non-zero entry of column 7 from row 6  downwards is picked. If this was in row i 
other than i=6 , row 6  and row i would be swapped and the new row 6  would be used 
for row operation to zero all non-zero entries below (6 ,7).
5. Similar operations are carried out until the row index i corresponds to the column j 
picked reaches its maximum value (9). Row operations done in sequence are:
row 1 + row 2, row 2 + row 6 , row 3 + row 6 , row 4 + row 6
5. Tree/cotree partitioning of node incidence matrix Ao
This is done by exchanging columns on Qi to bring all tree edges together to obtain an
upper triangular matrix Q2 in Table 3.2-9 and simultaneously carrying out the same
column exchanges on Ao to obtain Ai in Table 3.2-10 in the following manner:
for (row i=l; i<1 0 ; i++)
if entry at row i, column i of Qi is zero
Column i of Qi is swapped with a column between column j=i+l and j=19 
which has the first non-zero element in row i. The same column exchange is 
done on Ao.
Page-42-
f  hnpter  ?  Im plentvntntinn i 7 Pr*-K*lartinn
R4 !GdV o i V u 2 j V i 3  ; C 8 ; G i o ; R l  : R 9 R6 Roilui lugs
Table 3.2-9 Upper triangular matrix Q 2 of example 3
Tree edge m atrix \ n Cotree edge matrix Aict
VojVu2 !Vi3 i|C 8!G ioiR L  iR 9|R 2!R 5 i Ri R3iR4jGd jR6 Ro jlui i|Ii4 jlugs II* iHo
JM! 0  i 0  i 0  i 0 j 0  iO 0 : 1 i o Oj o i 0  : 0 1 : 0 i o j o  i 0 i o
m o i m i o i 0 : 0 6 T 6 i o 6 1 i"6"l"-i" "6"!'"6""li '61 ' " 6 1 "o i i"6"
| -1 iI 1 ii Oii 0 : 0 i 0 i 0 : 0 i 0 Oi i 0  i 0 0  : 0  ii o i o  j o i o





0 I['o]p i " ] o T o i o i o I'o" "6"| .. ;i ' l ' l... ; "o'" " o ' i ' o ' l m .. i ' "j ;"6"
' "o ' ][o'] ['o']i ' o " ! ' " i ' T o ”! o i o ] ["o' 01 i -1 !"o'" '"6"T"'6""ii o iy. . . ( "-i '"i . . . . . ] -i'iio"
" o i M l I o i i ' o " ] ' o' T i  1 o j o ] ["o' - 1 1 i ' o ] "o" 0  0 1 i o  i o i "61[ o '
" ' o ' ] i " o ‘1I'o]i ' o " ] 0  ; 0 i  T o ! i ’o ’
..„.]
i ' o ] "o" "6"1""6""1i ' o ] " "6" | "o'!["6"
r  o  ]1 6 1 [ o ] i 'o"' ; o  T o ] Po m ]["i" o'; i ' o ] ’T " "6"T"'6'"1[o ' ] ""o'"! "61[ o '
0 o i o i Oii"'6"l oo 0  1 Oi -1 "oi "o'!f. . .i 0 i"o'" "6""i""6""ir. . . *i o  i "6" ! "6! i'-'i"
Table 3.2-10 Tree/cotree partitioned node incidence matrix A  / of example 3
It can be verified with Figure 3.2-1 that the branch and node voltages are linked with
VT=AiTTVnode (3.2-5)
T
Vc t= A ic t  Vnode (3.2-6)
6. Derivation of the connection equation parameters 
From Table 3.2-10 and section 2.2, (2.2-5),
D=A1T1 A jc t
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Alternatively, D will equal the cotree partition of Q2 if row operations are used to change 
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l Vu2 V v w l R3
h a V/J4 VVi3 l R4
l c& V Gd VC8 l Gd
l G\0 V R6 VG10 l R6
*RL ’ a ct V/fQ b t = V/fL • • > « . = l R0
l R9 V/„1 V*9 l lu\
l R2 V H4 V « 2 l H4
h s V lugs V RS 1 lugs
J r  l _ _v /* _v * i _ J l *
'0 0 0 0 0 0 0 0 0 -1 1 -1 1 0 -1 0 -1 -r
0 0 0 0 0 0 0 0 0 -1 0 -1 1 0 -1 0 -1 -1
0 0 0 0 0 0 0 0 0 1 -1 1 0 0 1 0 1 1
0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 -1 1 1
0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 1
0 0 0 0 0 0 0 0 0 0 0 -1 1 0 -1 0 -1 -1
0 0 0 0 0 0 0 0 0 -1 1 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
1 1 -1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0
-1 0 1 0 0 0 -1 0 0 0 0 0 0 0 0 0 0 0
1 1 -1 -1 -1 1 0 0 0 0 0 0 0 0 0 0 0 0
-1 -1 0 0 0 -1 0 -1 0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
1 1 -1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0
0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0
1 1 -1 -1 -1 1 0 0 0 0 0 0 0 0 0 0 0 0
1 1 -1 -1 -1 1 0 0 0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 -1 -1 0 0 0 0 0 0 0 0 °TLo 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 oj
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3.3. Conclusions
This section has considered the practical issues of implementing a procedure to derive 
automatically the connection equation of a CUT in terms of two opposing strategies: pre-selection 
and post-selection strategies. The post-selection strategy generates all the possible trees of the CUT 
and then employs the tree selection rules in Table 2.2-1 to select a subset of all these trees. This 
subset of all the possible trees can then be used to derive their corresponding connection equations 
for use in the FDA. Since a large number of possible trees can easily result even for a relatively 
small circuit, post-selection strategy is not feasible as it implies an unreasonable drain on 
computing resources and is limited by circuit size. However, to appreciate the limit on circuit size 
this resource problem imposes and to justify the choice of the pre-selection strategy, codes have 
been written to implement the post-selection strategy and it has been briefly investigated with a n- 
stage RLC-ladder network.
The pre-selection strategy employs modified rules from the tree selection rules in Table
2.2-1 and additional rules have also been proposed to select a tree that will result in 
computationally efficient, high sparsity connection matrices. These rules, together with some 
specific operations and matrix manipulations, constitute an Optimal Tree Generation (OTG) 
Procedure[78] which selects an optimal tree as well as deriving its corresponding connection 
equation. This OTG procedure has been applied to a fictitious circuit in Example 3.
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4. Test Point Selection
After deriving the connection equation (2.2-4), a set of test points are chosen subjected
to the input Diagnosis Depth requirement by observing two Essential Rules[75], and if it is 
necessary, a Supplementary Rule. Since the minimum number of test points required is one 
plus the Diagnosis Depth[75][83], 1+t, the application of the Supplementary Rule depends on 
the number of test points m, selected with the Essential Rules being less than the minimum. On 
the other hand, Iterative Test Point Compaction will be needed if m is more than the minimum.
Essential Rules 1 and 2 originate from the consideration of the topology and 
diagnosability of the CUT respectively. Their effects manifest themselves in the column entries 
of the connection matrix Lu (2.2-1). Application of these Rules thus involves inspecting the Ln 
matrix on a per column basis. The b vector elements corresponding to those columns which fail 
the inspection are picked as essential test points.
As tree branch voltages and cotree branch currents constitute the output variable 
vector b, an essential test point can be either a voltage across or current through a circuit 
component. This fact poses two measurement problems for testing purpose. It is impractical to 
measure current flowing intc/out of a pin or flowing between pins on a chip. If the test strategy 
allows the measurement of both currents and voltages, additional circuitry will have to be 
incorporated into the CUT to make those cotree branch currents selected as test points 
proportional to some branch voltages for measurement. If the test strategy is to measure 
voltages only and there are cotree branch currents selected as test points, the CUT will not be 
diagnosable.
It is only practical to measure node voltages at pins on a chip with a common reference 
point. The essential test points selected are therefore measured indirectly via node voltages with 
(3.2-5). (3.2-5) is also used with (3.2-6) to implement a Minimum Node Mapping Scheme to 
select supplementary test points (tree and cotree branch voltages). This mapping process will
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stop when the number of essential and supplementary test points equals the limit set by the 
Diagnosis Depth. (3.2-6) is also used in mapping compact test points to node voltages after 
compaction which replaces more than one diagnosability-related essential test point with an 
element of the a vector by means of the connection equation (2.2-1).
Once all the test points are selected, the test point matrices L21 and L22 in the 
measurement equation
y=L21b+L22u (4 -1 )
y: Test point vector, 
can be derived from Ln and the connection equation (2.2-1).
The flow chart for the part of the diagnostic program on Test Point Selection for a non- 
hierarchical circuit is depicted in Figure 4-1.
Test Points Selection roils, 
feed back node voltages & 
test points found to the 
user.
Input Testii g Strategies
Input Diagnosis Depth t
Conflict with 
Testing Strategy
Test Point Selection 
Case 1




Only----- Test Node Voltages 
*  Branch Currents
' Generate L21 & L2 2- 
test point matrices 
(number of test points m>=l+t)
Apply Testing Algorithm
Test Point Selection 
Case 2 .
Check that the number 
of test points is not more 
than the maximum 
allowable value
[m
Test Points Selection fails, 
feed back node voltages & 
test points found to the 
user.
Figure 4-1 Test Point Selection part of the diagnostic program in the case o f a non-hierarchical circuit
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4.1. Essential Rules
1. Topology Rule
There are four topological connections which result in identical Ln columns regardless 
of the tree used to derive the connection equation parameters. The first case of 
connection was mentioned by Wey[75] whereas the others have been reported in [78]. In 
the first and second case, all but one of tree voltages or cotree currents in the output 
variable vector b which correspond to each set of identical columns must be test points. 
The edge elements in these two topological connections are not independent sources. In 
case 3 and 4, an independent source is always involved and all the entries on the Ln 
columns and their respective rows are zero. Since b does not include any independent 
source as an element, the rule becomes: All tree voltages or cotree currents in b which 
correspond to each set of identical columns must be test points. These connections are as 







Figure 4.1-1 Topological Connections leading to identical columns in Ln connection matrix
1) Parallel Cotree Elements (Figure 3.2-1)
As these elements have the same voltage across them and the total current through 
them is known, the measurement quantity has to be the currents through all but one of 
the parallel cotree elements to diagnose any fault
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2) Series Tree Elements
Since these elements have the same current through them and the total voltage across 
them is known, the measurement quantity has to be the voltage across each but one of 
the series tree elements to diagnose any fault.
3) Cotree elements in parallel with an independent voltage source on the tree (Figure 
3.2-1).
4) Tree elements in series with an independent current source on the cotree (Figure 3.2- 
1).
The intuitive reasons behind cases 3) and 4) are similar to those of cases 1) and 2) 
respectively. Additionally, with the assumption that an independent source is not faulty, 
the voltage across an independent current source and current through an independent 
voltage source must not be test points.
The unique features of all zero entries on the respective Ln rows and columns 
are due to the inclusion of the independent voltage source and current source in the 
topological connections 3) and 4) respectively. All the cotree elements in case 3) have 
their voltages equal to that of the independent voltage source and these cotree voltages 
are therefore independent of all the tree voltages. By the same argument, all the tree 
elements in case 4) have their currents equal to that of the independent current source 
and these tree currents are therefore independent of all the cotree currents. These facts 
manifest themselves in all zero entries on the respective Ln rows.
The intuitive reason for the zero column entries case is not as obvious as its 
counterpart. Ro and Ri in Figure 3.2-1 are used as an example to explain the proof 
behind cases 3) and 4) respectively. For the cotree element R0, iRo is independent of all 
the tree currents as vR0 depends only on the independent voltage source V0. Likewise, vRi 
is independent of all the cotree voltages as iRi depends only on the independent current
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source I0. Therefore, all the tree currents and cotree voltages are independent of iR0 and 
vR1 respectively. These facts result in all zero entries on the L n columns corresponding 
to iROand vRi.
The reasons behind the topology rule from the point of view of the Fault 
Diagnosis Algorithm will be discussed in Chapter 5.2. Applying the Topology Rule to 
Example 3 (Chapter 3.2), the essential test points chosen are in Table 4.1-1.
Case 1 1 Case 3 Case 4
■ i t a J L it_____1 ____
Table 4.1-1 Topology-related test points o f example 3
The columns entries and b vector elements corresponding to these cases are depicted in 
Figure 4.1-2.







Figure 4.1-2 Correspondence between b vector elements and Ln matrix columns
2. Diagnosability Rule
Diagnosability dictates that a b vector element is a test point if its 
corresponding L n  column has its number of non-zero entries less than or equal to the 
number of testee components, which must be at least 1+t for a t-diagnosable non-
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hierarchical circuit[75]. t here is the Diagnosis Depth of the CUT. The final number of 
testee group components must equal the number of test points selected by all selection 
rules used The underlying reasons for this rule are to deal with the necessary condition 
for the existence of a Pseudo Circuit for the CUT. This will be discussed in Chapter 5.2.
After applying the Topology and Diagnosability Rule to Example 3 for 1-diagnosability, 
the essential test points selected are shown in Table 4.1-2.
Case 3 Case 4 Case 1 Not related to topology
Topology Rule iRO Vri ii*» i<jd
Diagnosability Rule Iro Vri VR2> Vr5, ir»4
Table 4.1-2 All essential test points of example 3
In this case all diagnosability-related test points correspond to Ln columns with 0, 1, or 
2 non-zero entries. It is useful to notice that the Diagnosability Rule also picks up 
topology-related test points in topological connections 3) and 4). This is because all the 
entries on the Ln columns corresponding to the circuit components in these connections 
are zero. This overlap is exploited to simplify the coding of the diagnostic program by 
merging topological connection 3) and 4) together as a single case and always selecting 
all but one of the b vector elements corresponding to each set of identical Ln columns 
irrespective of the types of topological connection. If the topological connection is case
3) or 4), the test point which is left out by applying the Topology Rule will always be 
picked by the Diagnosability Rule.
The number of essential test points increases from 7 with a Diagnosis Depth of 
1 to all the b vector demerits with a Diagnosis Depth of 6. Iterative Test Point 
Compaction is always needed instead of applying the Supplementary Rule for the CUT 
in Example 3 for all possible values of the Diagnosis Depth. Given the sparse nature of 
Ln, the Supplementary Rule is rarely needed and it is devised for completeness to cover 
all possible cases of circuits.
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4.2. Supplementary Rule
Branch voltages are selected to supplement the essential test points until the 
diagnosability requirement (1+t for a non-hierarchical circuit) is met. The selection criterion 
is to pick those branches which will result in the minimum number of test nodes for voltage 
measurements. A minimum node mapping scheme is proposed by using this criterion with 
the mapping rules based on (3.2-5) and (3.2-6).
This scheme implements the criterion by assigning a preference number 0, 1 and 2 in 
descending priority to every remaining tree branch voltage according to the number of its 
corresponding node voltages by examining (3.2-5) and how many of these node voltages 
have already been mapped in the process of choosing tree branch voltages as essential test 
points. For example, if all its node voltages have been mapped, its preference number will 
be 0. If one of its two corresponding node voltages has been mapped, its preference number 
will be 1. When all its corresponding node voltages are available for mapping, its preference 
number will be the number of non-zero entries on its respective row in the A1TT matrix. This 
number is either 1 or 2 depending on whether the tree element with its voltage to be mapped 
is or is not connected to the reference node.
If the diagnosability requirement is still not met after choosing all the remaining tree 
branch voltages, cotree branch voltages will be used until the requirement is met. The 
reason for choosing all remaining tree branch voltages before using any cotree branch 
voltages is to make the L22 matrix as sparse as possible for high computation efficiency. If 
all the node voltages have been mapped by the tree branch voltages, the cotree branch 
voltages will be selected arbitrarily. On the other hand, if there are still unmapped node 
voltages, the minimum node mapping scheme will be applied to every cotree branch voltage 
to establish the selection order by examining (3.2-6) instead of (3.2-5) and how many of the 
corresponding node voltages have already been selected in the mapping of all the tree branch 
voltages.
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From Table 3.2-10, (3.2-5) and (3.2-6), the relationship between the branch and node 
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It can be seen that all the rows in AiTt and Ajct7 has at most two non-zero entries. This is 
generally true since an edge connects only two nodes and implies that every branch voltage 
can be mapped to one or two node voltages in the vector v„ode. Two mapping rules are 
therefore deduced from this implication. Moreover, as independent sources in vT and vCT are 
elements of the stimulus vector u in the connection equation (2.2-4), they are excluded from 
the mapping process.
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The mapping rules are as follows:
1. For a branch element (e.g. R0) connected to the reference node, its corresponding row in 
the A itt or A lcrT matrix has one non-zero entry. The mapped node voltage of the branch 
element is the node voltage which corresponds to the non-zero entry in the vector vnode. In 
this case, the magnitude of the branch voltage and mapped node voltage are the same. 








Figure 4.2-1 Mapping of a branch voltage to a node voltage 
2. For a branch element (e.g. R3 ) not connected to the reference node, its corresponding
row in the A1TT cm- A ictT matrix has two non-zero entries. The two mapped node voltages
of the branch element are the node voltages which correspond to the non-zero entries in
the vector vnode. In this case the branch voltage is a linear combination of the two
mapped tree node voltages defined by the equation corresponding to the branch element
in (3.2-5) or (3.2-6). This is illustrated in Figure 4.2-2.
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Figure 4.2-2 Mapping of a branch voltage to two node voltages
4.3. Iterative Test Point Compaction
Test Point Compaction is used to reduce the test point number down to the 
diagnosability limit which is set at 1+t for a non-hierarchical circuit initially. In subsequent 
compaction cycles this limit is set to the number of incomplete compact or non-compact test 
points in the previous compaction cycle. Compaction is only carried out on test points 
selected with the Diagnosability Rule alone as compaction on topology-related test points 
does not result in a real decrease in test point number. Compaction is done by using an 
element of the a vector to replace more than one diagnosability-related essential test point by 
means of the connection equation (2.2-1). For example, with reference to Table 4.3-1 on 
page 59 , the additional essential test points found after the second application of the 
Diagnosability Rule can be replaced by the a vector elements ivu2 > vr3 and vcd- This is 
shown graphically in Figure 4.3-1.
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Figure 4.3-1 Illustration on the Test Point Compaction Process
With Example 3, initial compaction is from 7 to 2 test points and from 18 to 7 with a 
Diagnosis Depth of 1 and 6 respectively. However, the initial compaction target is often not 
reached. Subsequent re-application of the Diagnosability Rule with the number of 
incomplete compact/non-compact test points replacing the “ 1+t” value used in the first 
application of the Diagnosability Rule often results in selecting additional test points, which 
require a second compaction. This cycle of compaction-check-apply the Diagnosability 
Rule-check goes on iteratively until the compaction is complete, unnecessary or all the b 
vector elements are selected by the Diagnosability Rule.
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The breakdown of the Test Point Selection Procedure under two testing strategies are
shown in Figures 4.3-2 and 4.3-3.
Apply the Topology & Diagnosability Rule 
to find the set of essential test points and 
do the necessary tree branch voltages to node 
voltages mapping on the topology-related test points
V
Feed back test points 
& node voltages found 
to the user
Apply Supplementary Rule 
to find additional test points 
until m=l+t and No
do the necessary branch \
voltages to node voltages mapping 
on the diagnosability-related test points
X£S- Branch currents
in the set of essential test points
V
■ Number of test points m >=l+t




m>l+t m-j-H maPping on rest of test points selected
Do the necessary branch voltages to node voltages
V







m is reduoed or unchanged
m>Target No. m targ et >=l+i
A
Complete compaction
I— Target=m — < —■
Incomplete or no compaction
L Additional test points found by reapplying No'
rn is increased the Diagnosability Rule
after the application of the Diagnosability
Branch currents' 
among the additional test points found
Yes
V
m is unchanged after the 
application of the 
Diagnosability Rule
Feed back test points 
& node voltages found 
to the user
Figure 4.3-2 Test Point Selection Case 1 for a non-hierarchical circuit
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Apply Supplementary Rule 
to find additional test points 
until m=l+t and 
do the necessary branch 
voltages to node voltages mapping 
on the diagnosability-related test points
V
Test Point Selection is complete
Apply the Topology & Diagnosability Rule 
to find the set of essential test points and 
do the necessary tree branch voltages to node 
voltages mapping on the topology-related test points
V
Number of test points m >=l+t




No _  m>l-rt m=1+t >
Do the necessary branch voltages to node voltages 






m is reduced or unchanged
m>Target No, m=target >=l+i
Complete compaction
— Target=m — 4
V
Incomplete or no compaction
. Additional test points found by reapplying ■No‘ m=Targfr >i»t 
the Diagnosability Rule
\7m
m is unchanged after the 
application of the 
Diagnosability Rule
m is increased after the application of the Diagnosability Rule
Figure 4.3-3 Test Point Selection Case 2 for a non-hierarchical circuit
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With reference to Figure 4.3-3, the Iterative Test Point Compaction process for Example 3 
with a Diagnosis Depth of 1 is shown in Table 4.3-1.
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None ivu2<=ilugs, ilul lR4, iR6 a  
iR3
Vr3<=Vvu2» Vvi3, v C8 A 
VR2
ivu2, VR3 A  VGd
Table 4.3-1 Iterative Test Point Compaction on example 3 with a Diagnosis Depth of 1
It can be seen from the table that a third compaction is unnecessary although the second 
compaction is incomplete. Test Point Selection is completed after the third application of the 
Diagnosability Rule to confirm that no more additional test points are needed.
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4.4. Construction of Test Point Matrices
The test points, mapped node voltages and the test point matrices L2i and L22 for 
Example 3 with a Diagnosis Depth of 1, 2 and 5 to 8 are:
Test Node I vl I v7 |  v5 |  v8 |  v3 I v9 |  vlO1 T iGd |  vR5 | iTP |  vRl |  ii* |  I iRO I ili4 iVu2 |  vR3 |  vGd |
y  =
"v / n " '0 O'







h u 0 0





0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 *
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0
0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0
0 0 0 0 0 0 0 0 0 -1 1 -1 1 0 -1 0 -1 -1
1 1 -1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0
1 1 -1 -1 -1 1 0 0 0 0 0 0 0 0 0 0 0 0
The construction of each row of the test point matrices L2j and L22 follows the sequence of 
the elements in the test point vector y. This sequence is related to the order of application of 
the Test Point Selection Rules. The first group picked is all the topology-related test points 
(vri, ii* and icd) except for one test point (iR0) in the merged group of topological 
connections 3) and 4). This is followed by all the diagnosability-related test points which 
will include the unpicked test point (iR0) in the merged group of topological connections 3) 
and 4) if there are such connections in the CUT. The remaining test points in the second 
group will be those diagnosability-related test points (vrs and iii4) which cannot be 
compacted if compaction is desired If compaction and the application of the Supplementary 
Rule are unnecessary, the second group of test points selected will be the last group of
Page-60-
CUnpter d  Tart Pnimt A A C nm rtm rtinn  n fT r v t  Pnint M ntrir,*
elements in the vector y. Otherwise, the final group picked will be those compact test points 
(iVu2, vr3 and VGd) if compaction is performed or those supplementary test points if 
compaction is not needed and the Supplementary Rule has to be used
There are two ways to construct a row of the test point matrices with reference to 
Figure 4.4-1. Initially, all entries in the matrices are set to zero. If the test point (vRi) is a b 
vector element, the L21 row entry which has the same position index as the test point entry 
in the b vector will be set to one. If the test point (ivu2> is an element of the a vector, its 
corresponding row in the Ln and Lj2 matrix will be copied to the L21 and L22 row 
respectively. The test point in the former and latter case is always respectively an essential 
and compact test point. However, a supplementary test point can be a branch voltage 
element of either the a or b vector.
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Indicate the row to be copied from Ln to form a part of the L21 test point matrix. 
Indicate the row to be copied from L12 to form a part of the L22 test point matrix.










, [ 0 0 0 0 0 0 0 0 0 - 1 1 - 1 1 0 - 1 0 - 1 - 1 * VV.2 r o 0 1 1
0 0 0 0 0 0 0 0 0 - 1 0 - 1 1 0 - 1 0 - 1 - 1 VW3 0 0
0 0 0 0 0 0 0 0 0 1 - 1 1 0 0 1 0 1 1 VC8 0 0
0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 - 1 1 1 VG10 0 0
0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 1 V RL 0 0
0 0 0 0 0 0 0 0 0 0 0 - 1 1 0 - 1 0 - 1 - 1 V R0 0 0
0 0 0 0 0 0 0 0 0 - 1 1 0 0 0 0 0 0 0 V 0 0
0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 - 1 0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
4_
- 1 0 r  h o  1
1 1 - 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 ; ‘ *3 0 0 1 v v o J
- 1 0 1 0 0 0 - 1 0 0 0 0 0 0 0 0 0 0 0 0 0 > <
• 1 1 - 1 - 1 - 1 1 0 0 0 0 0 0 0 0 0 0 0 0 ; 0 0 1
- 1 - 1 0 0 0 - 1 0 - 1 0 0 0 0 0 0 0 0 0 0 ‘ *6 0 1
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 J ro i 0 1
1 1 - 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0
**.1
0 0
0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 .<£< S 0 0
1 1 - 1 - 1 - 1 1 0 0 0 0 0 0 0 0 0 0 0 0
*fa|»
J f  i
0 0
1 1 - 1 - 1 - 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0
9th entry
0 0 00 0 0 0 0
0 0 00 0 0
0 0 00 0 0 0 0
0 0 00 0 0 0 0 0
0 0 00 0 0 0 0 0 0 0
0 0 00 0 0 0 0
0 . 0 . 0 . .0. .0 .0 0 
1 1 -1  0 0 0 1 
1 1 - 1 - 1 - 1 1 0
0 0 0 0 0 00 0













Figure 4.4-1 Construction of the Test Point Matrices L21 and L22
For a Diagnosis Depth of 3 and 4, vr2  is selected instead of Vr3 , and v2 is picked instead of v8.
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4.5. Conclusions
This section has discussed issues related to test point selection and proposed test point 
selection rules which are divided into two Essential Rules[75] and a Supplementary Rule. These 
issues are test strategies, iterative test point compaction and the construction of test point matrices. 
Essential Rules 1 and 2 are also called the Topology and Diagnosability Rules respectively as they 
have their origin from the consideration of the effects of the circuit topology and diagnosability on 
the column entries of the connection matrix Ln (2.2-1). Their application thus involves inspecting 
the Ln matrix on a per column basis. The matrix columns which fail this inspection will have their 
corresponding b vector elements selected as essential test points.
As its name suggests, the Supplementary Rule is needed to select test points to supplement 
the essential test points when the required minimum number of test points, one plus the Diagnosis 
Depth[75][83] (1+t), is more than the number of essential test points. This rule selects branch 
voltages, which will result in the minimum number of test nodes for voltage measurements, as test 
points until the requirement on the minimum number of test points is met. On the other hand, when 
the number of essential test points is more than the required minimum, iterative test point 
compaction is needed to reduce the number of test points down to the limit set by diagnosability. 
This limit is set to 1+t initially. To achieve compaction, diagnosability test points are replaced with 
elements of the a vector using the connection equation (2.2-1). However, the initial compaction 
target 1+t is often not achieved. This results in the number of teetees in the testee group being 
equal to the number of incomplete compact or non-compact test points, which is more than 1+t. 
Thus, subsequent re-application of the Diagnosability Rule, with the number of incomplete 
compact/non-compact test points replacing the “1+t” value used in the first application of the rule, 
often results in selecting additional test points, which necessitates a second compaction. This 
iterative cycle of compaction-check-apply the Diagnosability Rule-check goes on until the
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compaction is complete, unnecessary or all the b vector elements are selected by the Diagnosability 
Rule.
Once all the test points are selected, the test point matrices in the measurement equation 
can be derived from Ln and the connection equation (2.2-1). The selection of test points and the 
construction of the test point matrices have been shown with the circuit in Example 3 in Chapter
3.2.
As test points selected by the test point selection rules are always branch currents or 
voltages in a CUT, two measurement problems for testing purpose are foreseen: it is impractical to 
measure current flowing into/out of a pin or flowing between pins on a chip. If the test strategy 
allows the measurement of both currents and voltages, the CUT will require additional circuitry to 
make those branch currents, selected as test points, proportional to some branch voltages for 
measurement. On the other hand, if the test strategy is to measure voltages only and there are 
branch currents selected as test points, the CUT will not be diagnosable.
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5. Basic Fault Diagnosis Algorithm
Having discussed the mathematical description of circuit topology, its implementation 
and test point selection with testing strategies, this section builds on these issues and proposes a 
testing algorithm for Non-hierarchical Fault Diagnosis which is depicted in Figure 5-2. The 
overall Non-hierarchical Fault Diagnosis Algorithm is shown in Figure 5-1 and all the 
operations performed in a test cycle is illustrated in Figure 5-3.
I Netlist Input!
; Testing Strategies &
’ Diagnosis Depth Input |
; Output 
■ Error Messages.
1 Test Point Selection Fails
Test Cycle Limit & Test Points !Testing Algorithm
Test Point Selection
Generation of Connection Equation 
a=Lnb+Luu
with Optimal Tree Procedure
Faults located / No Fault Found / Ambiguity Set Found |
Figure 5-1 Non-hierarchical Fault Diagnosis Algorithm
f
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a2 Solver For U













Figure 5-3 Operations Performed in a Test Cycle
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= tr 2lbl + tr 2
bl = Z'a‘ or i l = fl(xl.al) bl = g\xl,al)
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Figure 5-2 Testing Algorithm for Non-hierarchical Fault Diagnosis
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The following sub-sections serve the purposes of explaining the mathematical basis 
and salient features of the Non-hierarchical FDA.
5.1. Self Test Algorithm with CCM Formulation
DeCarlo[77] proposed a Component Connection Model (CCM) which consists of the 
connection (2.2-1) and measurement (4-1) equation, with the characteristic of components 
being described by a component equation
(5.1-1) cannot represent the characteristics of non-linear components, a pair of decoupled 
state equations is used instead.
With the Self Test Algorithm[75][76], circuit components exclusive of the independent 
sources are subdivided into tester and testee group in each test cycle with the assumption 
that all the tester components are fault free. This is depicted in Figure 5-4 below.
Figure 5-4 Self Test Algorithm
Within a test cycle (Figure 5-3), the characteristics of the tester components, system stimuli 
and test points data are then used to determine fault-free testee components with the aid of a 
decision algorithm such as the Exact[76], Heuristic[76] and Boolean[84], The fault free 
testee components found will be included in the tester group in the next test cycle. This
b = Za (5.1-1)
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procedure is continued until all the tester components are good The results of the last test 
cycle is thus reliable and any faulty component will be identified in the testee group.
Using the superscript1 and 2 to denote tester and testee groups respectively. The Self 
Test Algorithm and CCM are coupled together and the new sets of equations for the CCM 
are:
(5.1-D=* d) b1 = Z V l
b) b2 = Z2a2 j
(5.1-3)
(5.1-2) x1 = f 1(x \a l) 
bl = g1(x1,a l) 
x2 = f 2(x2,a 2) 
b2 = g2(x2,a 2)
(S.l^t)
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b2
+  L 22u
(5.1-6)
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is formed by eliminating b2 in (5.1-5) with
b2 = [V2l]-l(y- V21bl -  L22u) (5j .9)
and combine (5.1-9) with the resulting equation from (5.1-5).
In a test cycle (Figure 5-3), (5.1-7) is solved with the Pseudo Circuit input up (system 
stimuli and test points) and with either (5.1-3)a or (5.1-4)a (characteristics of tester 
components and tester itself) to yield the Pseudo Circuit output yp, which is checked by 
substituting a into either (5.1-3)b or (5.1-4)b to obtain b . The test results, in the form of a
percentage error vector, (b2 — b2 )/b2, is converted to a digital format by comparing with 
threshold values from fault models or a blanket threshold value from experience(see Appendix 
IV). A decision algorithm is then applied to the resulting digital error vector to determine the 
fault-free testee components.
The component transfer matrix Z1 or Z2 will be a diagonal matrix with its diagonal 
entries equal to the respective component admittance or impedance. If it includes controlled 
sources in the partition, the respective diagonal entry for each controlled source will be zero. 
The proportional constant for the controlling component of each controlled source will be on 
one of the entries corresponding to the controlling element along the row corresponding to the 
controlled source if the controlling element and controlled source are in the same partition. 
This is illustrated in Figure 5.1-1 for a current controlled voltage source V®!.
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Figure 5.1-1 Construction of the component transfer matrix involving controlled source
5.2. Necessary Condition fo r  the Existence o f  the Pseudo Circuit
The essential step in constructing a Pseudo Circuit for the CCM with respect to a
component partition is the use of (5.1-9) to eliminate b2 in (5.1-5). It is apparent that the 
existence of the Pseudo Circuit relies on finding the left inverse of L21. However, this is 
only a sufficient but not necessary condition (p. 129 in [75]).
The existence of a Pseudo Circuit with respect to a component partition requires the 
existence of the inverse of the matrix
Q'=
“I + L" L‘,V 
M . L >, ,
(5.2-1)
It can be seen that Q' depends only on the circuit topology and for Q'*1 to exist, the number 
of test points must equal the number of testee components to make Q' a square matrix.
This section does not attempt to prove (5.2-1) in detail as its proof is already in [75]. 
Nevertheless, it is the author’s intention to elaborate on the unclear part in order to aid the 
reader to understand the subtlety of the proof. Moreover, the reasons behind the Essential 
Rules discussed in Chapter 4.1 can also be explained by examining (5.2-1):
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1. Topology Rule
Depending on the partition of components, the sets of identical Ln columns will result in 
sets of identical columns in L” , L1^  or both sub-block matrices. If there are identical
L1^  columns, the determinant of Q' (IQ'I) will be zero as all the L2i entries are 
initialised to zero and the Pseudo Circuit for that particular partition will not exist. 
Therefore, for topological connections 1) and 2), all but one of the b vector elements 
which correspond to each set of the identical Ln columns must be made test points so 
that IQ'I is not zero for all possible partitions. For topological connections 3) and 4), 
even a zero column in L1^  implies that Q' is singular unless all the b vector elements 
which correspond to all zero Ln columns are made test points.
2. Diagnosability Rule
As the Ln matrix needs to be rearranged to reflect the updated component partition at 
the beginning of each test cycle, if a partition results in all the non-zero entries of a Ln 
column in the sub-block matrix L“ , there will be a zero column in the Q' matrix. To
prevent this scenario from happening for all possible partitions, a b vector element must 
be made a test point if its corresponding Ln column has its number of non-zero entries 
less than or equal to the number of testee components.
The proof in [75] is based on the Pseudo-nominal Tableau[85] approach which stacks the 
rearranged form of all equations in the CCM apart from the component equation for the 
testee partition. These new equations are:
(5.1-3)a=> Z V  - b 1 = 0 (5.2-2)
(5.1^) a and ay  x 1- f ^ x ^ a 1) = 0 (5.2-3)
b=>
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(5.1-5) a>
by
- a 1 + L“ bl + Ll2b2 = - L \2u] 
- a 2 + L^b1 + L22 b2 = -L212uJ
(5.2-4)
(5.1-6) => -y  + L ^ b 1 + L 21b 2 = - L 22u
with the tableau equations for the linear case
z 1 - I 0 0 “ a1 "0
- I I 11^11 0 I 12^11 b1 - L >
0 Ln - I T 22 •^11 a2 -L 212u
0 1 4 0
---1 b2 y - L 22u
and for the non-linear case
x 1 - f ^ x ^ a 1) 
b ' - g V , ^ )
- V "
- I f 11 0 I 121^1 b1
0 Ln - I I 22‘-'ll a2










(5.2-6) and (5.2-7) are the compact form of the CCM. The Pseudo Circuit approach 
described in Chapter 5.1 (the operation to express yp=[a2,b2]T in terms of up=[u, y]T and b1) 
is equivalent to solving (5.2-6) or (5.2-7). The derivation of (5.2-1) arises from considering 
the solvability of the tableau equations.
For the linear case, (5.2-6) is transformed by a sequence of operations:
• Swap row 2 and row 3 (row and column numbers begin from 1).
• Swap column 1 and column 2 => Position of b1 and a1 in the column vector are 
swapped.
• Swap column 2 and column 3 => Position of a1 and a2 in the column vector are 
swapped
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y -L „ u
(5.2-8)
with
T = L11 12
TL 21 22 _
The purpose of the transformation is to make Tn an invertible matrix so that the following 
Lemma[75] can be applied to derive Q ':
If Tu is invertible, T is invertible iff Q=T22-T21[T11]'1T12 is invertible.
After simplification,
Q = - I  + L“ z- L“1 7 l ¥ 21 1 7 1 T‘
21 21
It is shown on p. 129 in [75] that Q is invertible iff Q' (page 70) is invertible.
For the non-linear case, the solvability of (5.2-7) depends on the invertibility of its 
Jacobian matrix J[85]. The definition of the Jacobian matrix is as follows:
For a vectorial vector function y = y(x) =
v
x2
• , x = •
jy m _ Xn.
J(y)=Gradient of y with respect to x.
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Jj k = where Ji k is the element in the i-th row and k-th column of
J =
%
^ 2/  ^ 2
ohcj / ^ 2
... *>K
%  V.j
This is shown with the following example:





Xx + x2 - x 3J
* 3 0 * 1  "
0 2xr 0
, J(y,x) =
0 - % 3XjX
1 1 -1 _
The n-th order discretised approximation of x 1, x 1(f=/„) = ^  dkx lvm-k) is used to replace
AssO
the first row of (5.2-7) before taking its Jacobian matrix J  with respect to the vector [x1, a1, 
b1, a2, b2]T.





- * V  1
/ d a 1
0 0 0
J=
- 4 7 ,
/ 9x
- d g 1/
/ d a
I 0 0
0 -I T11^11 0 I 12
0 0 L n -I f 22
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To derive (5.2-1), J  is multiplied by a non-singular matrix T of the same dimensions so 
that the following condition can be used:
J '1 exists iff (JT)_I exists =>(JT)_1 exists iff exists
With
I p 0 0 0“
0 I 0 0 0
T = 0 0 I 0 0 ,
0 0 0 I 0
0 0 0 0 I




0 0 0 0
% IP' /d a 1 I 0 0
-I T111^1 0 T121^1
0 Ln -I t 22 1^1
0 L*21 0 T 221 _
Jij = [dQI -  ] • [cofactor[86] of dQI -  1
r % ]p /d a I 0 0
=^J_1 exists iff - I 1 11 ^11 0 I 12^11
0 Ln - I I 22*^11
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Applying the same matrix transformation for the linear case on the above reduced size 
cofactor matrix, the tableau matrix for the non-linear case is
I 0 i l]P '■ * / .  / ?a 0
1 21 ^11 - i  ; 0
T 22 
^11
L\\ o : - I L n
_L 21 0 i 0 L 21.
The Lemma used for the linear case is used on the sub-block matrices of T to obtain the 
counterpart of Q,
With similar argument on p. 129 in [75], QN is invertible iff Q ' is invertible.
Page-76-
rhnptor < B««V A S I  P/.W.hV.« riWni/
5.3. Partition of Circuit Components
At the beginning of each test cycle apart from the first one, circuit components are 
repartitioned according to the results in the previous test cycle (Figure 5-2 on page 66 ). 
From the view point of the Self Test Algorithm, the repartitioning operation involves 
exchanges of components between the tester and testee groups. Any testee component which 
is found to be good in the previous test cycle is exchanged by a tester component which is 
still to be proved fault free. From an algorithmic stand point, this is equivalent to the 
swapping of entries within the a and b vectors which correspond to the exchanged tester and 
testee components. The reordering of elements of the a and b vectors prompts the need to 
rearrange the Ln and L12 connection matrices and the test point matrix L21. As the Testing 
Algorithm iterates, Ln, L |2, L2j, a and b are rearranged on a per cycle basis. These 
rearrangements are based only on the element entries of the matrices and vectors in the 
previous cycle. Assuming the tester and testee entries occupy the top and bottom positions 
in the a and b vectors respectively, the rearrangement operations are illustrated in Figure 
5.3-1 on the next page.
When the previous test cycle does not find any good testee components, [Q']*1 does not
exists (Figure 5-2) or, L\ ~ l does not exist and I ^ -1 cannot be formed by the Inter-matrix
Row Exchanges, the Fault Diagnostic Program will select a new partition to continue the 
Testing Algorithm. In this situation there will also be exchanges within the tester and testee 
groups as well as between the groups. This is because the selected new partition does not 
always have the same element sequence as that of the partition in the previous test cycle.
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n'= n-numberof independent sources




(n '-l) th row-1 J
Caused by swapping between 
' two b vector elements' ^
Oth row
(n '-l)th  row
Figure 5.3-1 Rearrangement of the matrices and vectors Ln, L12, L21, a and b due to component partition
Since the circuit topology is stored as an array graph[] of data structure Edge for the 
properties of each edge element which is accessed by graph[i] with 0 ^  i ^  n - 1  for a n- 
edge element circuit, the problem of selecting a new partition is reduced to choosing a 
combination of m (m is the number of testee components) numbers from the set N={0, 1,2,
   n-1} without repeating the combinations which correspond to the partitions used in all
previous test cycles and at the same time skipping any combination in which the elements 
correspond to independent sources. This problem is solved by devising a Partition 
Generating Algorithm which is shown in Figure 5.3-2 on the following page.
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-m-cycle, write partition to file.
Figure 5.3-2 Partition Generating Algorithm
This algorithm has its basis on a Combination Algorithm which chooses a collection of
numbers representing the testee partition from the mC n.noinds combinations available from
the set N which corresponds to the n edge elements representing all the components in the
CUT (noIndS is an acronym for the number of independent sources). The Combination
Algorithm is coded as a recursive procedure to pick all the possible set of m numbers from
the set N but it only allows storage for the most recent set chosen. It utilises a variable
count which counts the number of sets of m numbers selected. This procedure will terminate
when count equals another variable StopAtCount. Its operation is explained with an example
in which a testee partition of three edge elements is picked from a 5-edge element circuit.
With reference to Figure 5.3-3 on the next page, we have N={0, 1, 2, 3, 4} and the number
3 corresponds to an independent source.
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^ Omitted because the number 3 corresponds to an independent source. 
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Figure 53-3 Combination Algorithm
The steps of this procedure in a non-recursive manner are as follows:
1) Each number in the set N is taken as a seed in turn. If the seed does not correspond to an 
independent source, each number from the remaining four numbers in N will be picked in 
turn to form a new seed with the old seed number provided that the number picked is 
larger than the seed number and it does not correspond to an independent source.
2) For each of the seed of two numbers, a number from the remaining three numbers in N is 
picked in turn to form the next seed combination of three numbers provided that the
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number picked is larger than any of the number in the seed combination of two numbers 
and it does not correspond to an independent source.
combination is met (In this case, the procedure ends at step 2. A check is also made on 
the variable count after each combination of three numbers is picked to determine 
whether an early exit of the procedure is necessary or not.).
5.4. Inter-matrix and Inter-vector Row Exchanges
The partition of circuit components at the beginning of each test cycle necessitates row
exchanges within the matrices Ln and Li2 and the vectors a and b, as well as column 
exchanges within the matrices Lu and L2i. Parallels for these intra-matrix and intra-vector 
transformations are the inter-matrix and inter-vector row exchanges demanded by the
construction of Pseudo Circuit when L 21 does not exist (Figure 5-2 on page 66). The aim 
of these row exchanges is to construct an invertible matrix 1 ^ .
Mathematically speaking, these inter-matrix and inter-vector row exchanges are 
equivalent to the swapping of equations between the matrix equation (5.1-6) and the a1 part 
of the matrix equation (5.1-5) on page 68. These swaps are broken down to the row 
exchanges between a pair of vectors and three pairs of matrices as shown in Figure 5.4-1.
a 1 = V n b  + L!12u
3) Steps similar to 1) and 2) are carried out until the required number of numbers in a
y = L 21b + Lnii
Figure 5.4-1 Inter-matrix and Inter-vector Row Exchanges
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An Interswap Algorithm has been devised to facilitate as far as possible the formation of an 
invertible matrix L21. Row exchanges involving a1, y and L22 are carried out on their 
copies A1, Y and L '22 respectively as their original copies are needed in the next test cycle. 
Since the matrices L*n , L 12 and L21 already contain L” , L12, , L \2, L 21 and L 21, 
the latter group of matrices are transformed to the matrices L'JJ, LVJ2, L'}2, L '21 and 
L '21 respectively during the row exchanging process. A 2-dimensional binary array 
AiYswap[i][j] with 0 < i < n -  noIndS -  m - 1  (number of testers -1), 0 < j  < m -1  
(number of testees -1) is used to record the row exchanges between the matrix pair 
{L^2 , L 21}. If the ith row of L\2 is swapped with the jth row of L 21, the entry at 
AiYswap[i][j] will be assigned the binary value true. The contents of AiYswap are 
initialised to false as there is no inter-matrix row exchange initially. When Lv21 has an 
inverse, AxYswap will be used to perform the row exchanges it recorded on the remaining 
matrix pairs {L n . L'2.} . {L',2. Lx22} and vector pair {A1, Y }. The steps of the 
algorithm are as follows:
1) For L 21 to become invertible, all its zero rows, and all but one of its identical, opposite 
and matching identical and opposite rows must be exchanged with rows from L\2 . 
Additionally, one of the identical, opposite and matching identical and opposite rows, 
and none of the zero rows in L1^  are to be swapped with rows in L 21. When a row has
both identical and opposite rows, it is described as having matching identical and 
opposite rows to distinguish it from a row which has identical or opposite rows. To 
ensure these rules are observed, a two-step rearrangement on the row numbers of the 
matrices L 21 and L1,2 are performed as illustrated in Figure 5.4-2 before any row 
swapping between the matrices.
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F igure 5.4-2 Two-step rearrangem ent o f  the row  num bers o f  L221 o r  L “
For the convenience of illustration, the labels A, B, C, D and E are used to identify five 
rows of either matrices L 1,2, or L2, ,  and their positions in the matrices are assumed to
be 0, 2, / -3, / -2 and / -1 for rows A, B, C, D and E respectively. The first 
rearrangement is to group the row numbers in descending number of zero entries per row 
in the array orderLyxl. It is assumed that the labelled rows have one non-zero entries (m-
1 zeroes) in each row, row A has matching identical and opposite rows, row B has 
identical rows, rows C, D and E do not have any opposite or identical row. The pattern 
of rows in other groups apart from the zero row group are similar to that of the group 
with m-1 zero entries in each row.
The second rearrangement is to be performed on the row numbers in each of the groups 
resulted from the first rearrangement except for those row numbers with zero rows.
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Within each group, the row numbers of one of the row from the identical, opposite and 
matching identical and opposite rows are moved together with the row numbers of all the 
rows without any identical or opposite row to the bottom of the array orderUxl to form
a new group of non-zero, non-opposite and unrepeated rows, and at the same time the 
group is re-grouped into sub-groups which correspond to different identical, opposite or 
matching identical and opposite rows.
2) All zero rows in L 21 are swapped with rows in L^ 2 which have their row numbers
recorded from orderl\] [begNoIdenOppNzeroL^ ] to orderly [n -m  - 1]. Before 
each row exchange, a check for identical and opposite rows is made on the row from 
L12 and every L 21 row between the range ord erl^^b eg N o Id en O p p N zero and
o rd er^[m  - 1 ] .  If the check fails, the next available row from the group of non-zero, 
non-opposite and un-repeated rows in L\2 will be used to repeat the check until it 
passes. All row exchanges are recorded in AiYswap.
3) All identical, opposite and matching identical and opposite rows in L21 are swapped 
with the remaining rows from the group of non-zero, non-opposite and un-repeated rows 
in L\2 . The check described in 2) is also carried out before each row exchange. All row 
exchanges are recorded in AiYswap.
4) If the inverse of the new L2, exists, the algorithm will stop.
5) If the inverse of the new L21 does not exist, a row from the group of non-zero, non­
opposite and un-repeated rows in L 21 will be picked to swap with a row from the 
remaining non-zero, non-opposite and un-repeated rows of L“  . A check similar to that 
in 2) is carried out but the rows to be tested against the row from L12, are restricted to
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those remaining un-swapped rows from L 21. The row exchanges done are recorded in 
AiYswap.
6) Steps 4) and 5) are repeated.
However, this algorithm does not take into account the non-existence of an inverse of a 
matrix caused by elementary row operations. This is shown in the following example:
1 2 — 21 ~ ~ T I2 -  *  11 ~ orderl\x = , orderl\\ =
0 1 0  0 0
0 0 0 0 0
0 0 1 - 1 0
-1 0 0 0 -1
0 0 0 0 1 .
After the first row exchange between row 1 of L21 and row 0 of L12, , row 3 of L21
'1 0 0 0 01 
0 0 1 0 0J
becomes a zero row with the addition of row 4 and the new row 1. This zero row leads to a 
zero determinant of L 21 and hence the non-existence of its inverse. A further row exchange
between row 1 of L\2 and row 0 of L 21 terminates the algorithm but L 21 still does not
have an inverse. There are no general rules apart from intuition to identify a row which will 
become a zero row if elementary row operations are applied on it as there can be up to r-1 
such operations (which are either addition or subtraction of rows) for a r-row matrix. For 
the same reason, there are no rules to identify the rows which are needed for the operations 
to make a particular row zero. As such, the Interswap Algorithm does not always re­
construct an invertible L21 matrix.
As the inter-vector swapping of elements changes A1 but b1 is left unchanged, the 
formation of the component transfer matrix 2T1 so that b 1 = Z '1 A 1 is not as straight 
forward as the case of Z1 for a1 and b1. A swapped element in A1 can be either a a1, a2, b1 
or b2 vector element because of the Test Point Selection process and there may be more than 
one swapped element in A1.
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For an element b![i] (0 < i < n —m (number of testers)), b 1[i] and a *[/] may also be 
among the swapped elements in A1. This fact has to be taken into account when Z '1 is 
formed. If b![/] is in y, its respective row in L 2l will be unique and L21 will be a zero row. 
Hence, bl[i] will be among the swapped elements in A1.
There are many scenarios which lead to two a![/] in A1. An obvious case is when the 
respective rows of a![i] in L 21 and L12, are zero rows, the zero row in L12j will not be
swapped whereas the other in L 21 will be swapped. One of the a![i] is the unswapped 
element corresponding to b![/] (A1[i]=a1[i] ) and the other is the swapped element 
corresponding to bl \ j ]  ( i *  j ,  0 < j  < n - m , A l[j] = a 1^ ] * a 1^ ’]). Since a![/] will be 
a compacted test point if it is in y, its respective rows in L21 and L\2 are identical.
When the respective row of al[i] in L1^  is considered for swapping, it will only be left 
unswapped (hence A1[fl=a1[i]) if the respective row of a1!*] in L 21 and any L21 row that 
is identical or opposite to this row are still unswapped. This case will lead to two a1^ ] in A1 
if the row number of the respective row of a1^ ] in L 21 is one of the groups of identical,
opposite or matching identical and opposite rows in o r d e r ^ . However, if the row number 
is in the group of non-zero, non-opposite and unrepeated rows, this case will lead to either 
two a![i'] in A1 (A1[i]=aI[i], A,[/]=a1[i]) or one unswapped aI[i] in A1 (A ^f^a1^ ']).
When the respective row of a1 [7] in L21 and any L 21 row that is identical or opposite 
to this row are swapped before the respective row of a 1[r] in L^ 2 is considered for 
swapping, the respective row of a 1[i] in L^2 will be swapped. This case leads to one 
swapped a \i] in A1 (A 1 [/] *  a 1[i] , A ^^a^i]).
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To take into consideration the above scenarios, the different cases for the possible 
values of each row i of ZT \  Z' 1 [/][/], with 0 < i, j , q < rC-m , are:
1) A1[f]=a1[/] and b![/] is the current or voltage of a passive circuit component.
Z '1 [z] [z] ^ component admittance if b1[f] is a current quantity 
Z '1 [/][/] =component impedance if bV] is a voltage quantity
r l[i][j*i] = o
2) A1[t]=a1[f] and b1[f] is the current or voltage of a controlled source.
ZNl[/][z]=Oand
if the controlling element of the controlled source is in A1 (q *  z, b1 [i] = K A 1 [q]) and 
A l[ q ] * A l[p] ( p * i ,  p<q> 0 < p < r i - m )
Z ' l [i][q] = K
Z 1 [z] [j *  q and j  *  z] = 0
else if the controlling element of the controlled source is not in A1 and A1[^]=bl[z] 
( q * i )
Z '1[z][^] = l
Z '1 [z] [j *  q and j  *  z] = 0
else if the controlling element of the controlled source is not in A1 and A1!/] * b1[f] 
0 * * 0
Zvl[z][./*z] = 0
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3) A 1 [i] *  a 1 [/] and b![/] is the current or voltage of a passive circuit component, 
if A1[^^/]=a1[/]
Z '1 [/][#] = component admittance if bl[i] is a current quantity 
Z '1 [/][<?] = component impedance if bl[i] is a voltage quantity
Zvl[/][y *q]  = 0 
else if A1^  ^  *] * a![i] and A1[^]=b1[<]
r l \ i m  = i
Zv|[i][y * q \  = 0 
else if A‘[/* i] *  al[i] and Al\j] *  b![i]
z'1mm=o
4) A 1 [i] *  a 1 [/] and b1[f] is the current or voltage of a controlled source.
if the controlling element of the controlled source is in A1 (b 1^ ’] = ATA *[<?]) and 
A 1[ q ] ^ A 1[p] (p < q , 0 < p < r i - m )
r 1[i][q] = K  
Z?l[i]U*q] = 0
else if the controlling element of the controlled source is not in A1 and A1[^]=b1[<]
zxl[/]M = i
Zvl[/][y>^] = 0
else if the controlling element of the controlled source is not in A1 and Al\j] *  b1[f] 
Zx|[/][/j = 0
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5.5. Analytical Expression for the Pseudo Circuit Output
It is straight forward to derive an analytical expression for the output yp of the Pseudo 
Circuit in the linear case by solving b1 with (5. l-3)a and a1 part of (5.1-7).
a 1 = KjjZ V  + K12up, 
a 1 = [ I - K 11Z1]"1K12up
up =
b1 = Z 1[ I - K 11Z T 1K12uii-i (5.5-1)







Mn = [L\\ -  L” V2l-lV2l]Zl\l -  KnZ1 ]~l[L\2 - 12 T  2 - * 1
2 t 22t 2 -lj^4.1 2 _ |K I 212 11 21 "22
22 ¥ 2 _1T 1Mu = [L” -L “ L21-,L121]Z1[ I - K uZ,]-1L121L21-' +L“ L:2 2  t  221 
2 -li
(5.5-3)
M2I = -L 21-1L121Z,[ I - K uZ1]-'[L12 - l12l21-‘l 22] - l2, l 22 
M22 = -L 2r ,L'21Z1[ I - K 11Z, ]-, L12L2,'' + L21"‘
As Z1 is a function of frequency, a frequency is a testable frequency so long as the inverse 
of I -  K jjZ 1 exists. The existence of [ I - K ^ Z 1]-1 is checked with the Crout’s
Algorithm[87] which performs a LU decomposition on a rowise permutation of I  — K n Z! . 
If inter-matrix and inter-vector row exchanges are needed for a particular component 
partition, a1, Z1 and y in the above equations will be replaced by A1, ZT1 and Y respectively, 
and the constants Kn, K12, K2J and K22 will be evaluated using the changed sub-block 
connection matrices as described in the previous section.
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5.6. Decision Algorithms
n Ta2l
, the next step in a test cycle isAfter solving for the Pseudo circuit Output y p =
to compare b2 with b 2 = Z 2a 2 (Figure 5-2 on page 66) to yield a digital result vector with 
the use of suitable fault models. The test results of a testee edge element corresponding to
the ith element of b is a fail if bf -  bf > x, it is a pass if bf -  bf <x, with x determined
by the fault models. However, if appropriate fault models are not available, a normalised 
blanket decision threshold obtained from experience(see Appendix IV) will be used instead 
(Version 1 of the diagnosis program has been coded using this approach. As an alternative 
to using a global decision threshold, the diagnosis program also has an option to use 
normalised local decision thresholds which are specific to different edge elements on the 
circuit graph.). When all the testees are tested in the aforementioned manner, the test results 
will be expressed in a digital vector format with a ‘1’ and ‘0’ to identify the failed and 
passed testees respectively. However, a failed testee may not be actually faulty and may be 
tested failed because of the presence of faulty testers. On the other hand, a passed testee 
edge element may not be fault-free and may be tested passed because of faulty testers. With 
the application of the Exact and Heuristic Decision Algorithms [76] to the test results for 
the cases of single and multiple faults respectively, any testee which is tested passed is fault- 
free and can be used in the tester group in the next test cycle. These algorithms are 
described as follows:
1. Exact Algorithm
This algorithm assumes a single fault case and deals with the three possible cases of test
results.
a) All testees are tested passed. (Test results of all testees are all passes)
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If a passed testee was actually faulty, there would be at least a faulty tester which 
changed the test result of the testee from ‘1’ to ‘O’. This contradicts the single fault 
assumption and thus any testee which is tested passed must be actually fault-free. In 
this case all the testees are good and can be used as testers in all succeeding test 
cycles.
b) More than one testees are tested failed.
If the faulty edge element was one of the failed testees, the other failed testees would 
be actually good and their test results would be changed by faulty testers from ‘0’ to 
‘1’. This again contradicts the single fault assumption and thus the faulty edge 
element must be in the tester group. In this case all the testees are good and can be 
used as testers in all succeeding test cycles.
c) One testee is tested failed
The failed testee can be either faulty or fault-free. The latter case is caused by a 
faulty tester. In this case all but the failed testee are good and can be used as testers 
in all succeeding test cycles.
2. Heuristic Algorithm
This algorithm is for the multiple-fault case and makes use of an analogue heuristic that 
two independent analogue failures will never cancel. When this heuristic is imposed on a 
testee which is tested passed, it implies that the testee is actually good If a passed testee 
was actually faulty, there would be a faulty tester whose effect is to mask the faulty 
testee so that it appears as a pass in the test results. The presence of such a faulty tester 
is not allowed by the heuristic and as such, any testee which is tested passed must be 
actually fault-free.
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The treatments of the algorithm of the test results are the same as those of the Exact 
Algorithm except for the treatment of case b) of the test results. In case b) only the 
passed testees are good and can be used as testers in all succeeding test cycles as no 
information is implied from the failed testees.
Additionally, this algorithm can be improved at the expense of carrying out an off line 
simulation to generate a coupling table for the component partition used in a test cycle. 
A coupling table indicates whether or not a faulty tester component will yield erroneous 
test results on the testees. With reference to Figure 5.6-1,
Results I Testees\Testers ho hi ! h2 h3 1 lu
0 j ko 1 0 ! 1 0 ! 1
1 i ki 1 1 1 0 0 ! 0
0 1 k2 0 1 i 1 0 1 0
Figure 5.6-1 Coupling table for the Heuristic Algorithm
If the tester ho is faulty, the test results on ko and ki will be erroneous. The testees ko and 
ki are said to be coupled to the tester ho. The entries for the rest of the columns in the 
coupling table are interpreted in the same way as the column entries for ho.
With the aid of such coupling table, if the test results are as shown in Figure 5.6-1, the 
testers ho, hi, h2 and lu will be good as the testees ko and k2 are tested passed. Either ko or 
k2 used together with ho, hi, h2 and I14 as testers in the next test cycle will yield reliable 
test results if the next test cycle is testable.
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5.7. Non-diagnosable Circuit Topologies
No algorithm can diagnose faults on all possible circuit topologies. The Non- 
hierarchical FDA proposed in this report is not an exception to this fact. The non- 
hierarchical circuits shown in Figure 5.7-1 are just two of the examples of known topologies 
which are not diagnosable by the FDA.
The circuit in case a




The graph of the circuit in case a
1 >*■ i  >*> i
v.v Rj - '
.a. - -
Cotree Edge - 
Tree Edge -
The connection equation of 
the circuit in case a
h i 0 0 0 0 r ’ v * > ~ ' 0
h i 0 0 0 0 i 0
h ' i = 0 0 0 0 i V*3 + 0
h 4 0 0 0 0 i 0
_V*5_ - 1 - 1 - 1 - 1 0 . h i  . 1
t t t t
Luu
The circuit in case b 
1 R, 2 R2 Rj
+
V,
The graph of the circuit in case b
The connection equation of 
the circuit in case b
V«2 0 0 °1P«1
'  1 - 1 0 o '
Vjm = 0 0 0 h i
+ - 1 0 1 0




F igure 5 .7-1 Exam ples o f  N on-diagnosable C ircuits
In case a, vRi, vr2 , vr3 and vR4 are both topology- and diagnosability-related test points 
for all possible values of Diagnosis Depth and hence they cannot be compacted using v^. 
Subsequent re-application of the Diagnosability Rule with the test points vRW v ^ , and 
vR4 will also select i^  as a diagnosability-related test point. This is not allowed as this will 
leave no component in the tester group. In case b, the L n connection matrix is a null matrix 
which implies that all the b vector elements must be test points and compaction is 
impossible. This will again leave no component in the tester group and is not allowed.
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5.5. Conclusions
This section has built on the topics discussed in the previous sections to propose a non- 
hierarchical Fault Diagnosis Algorithm (FDA). The understanding of this FDA requires the 
discussion of various related issues encompassing the Self Test (ST) Algorithm[75][76] with 
the Component Connection Model (CCM)[77] formulation, the necessary condition for the 
existence of the Pseudo Circuit[75], the partition of circuit components, inter-matrix and inter- 
vector row exchanges, and decision algorithms. In addition, two examples of circuit topologies 
non-diagnosable with the FDA have been given and an analytical expression for the output of 
the Pseudo Circuit in terms of its input, the connection and test point matrices, and the tester 
partition of the circuit component transfer matrix has been derived.
The essence of the ST Algorithm is the partition of circuit components into tester and 
testee groups with the assumptions that all the testers are fault free. This assumption will be 
true and the results of the last test cycle will be reliable so that the test results can be used to 
see if any testees are faulty when the ST Algorithm converges after iterations of test cycles 
consisting of component partition and test as described in Chapter 5.1, which has also 
explained the CCM of a CUT and the partitioned form of the CCM equations due to 
component partition at the beginning of each test cycle. These partitioned forms of the CCM 
equations excluding the partitioned component equations, after some manipulations, become the 
so called Pseudo Circuit equations which relate the tester partition of the input variable vector 
(a1) and their output (testee partition of the input and output variable vectors, a2 and b2) with 
the tester partition of the output variable vector (b1) and their input (stimulus and test point 
vectors, u and y). Additionally, the tester and testee partitions of the circuit component transfer 
matrix are diagonal for a non-hierarchical circuit
The necessary condition for being able to construct the Pseudo Circuit equations is the 
existence of the inverse of the matrix Q' (Chapter 5.2) which depends only on circuit topology 
for a non-hierarchical circuit. Its proof originates from considering the solvability of the
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Tableau equations[85] which stack a re-arranged form of the partitioned CCM equations apart 
from the testee partition of the component equation. These Tableau equations are a compact 
form of the partitioned CCM equations and therefore are equivalent to the Pseudo Circuit 
equations. Chapter 5.2 has elaborated on the unclear part of the detailed proof for this 
necessary condition in [75] and also explained the reasons behind the Essential Rules discussed 
in Chapter 4.1 using this necessary condition.
As circuit components are partitioned at the beginning of every test cycle, this implies 
that the connection (Lu, Ll2) and test point (L2i, L22) matrices, the input (a) and output (b) 
variable vectors are re-arranged on a per test cycle basis. Component partition necessitates the 
swapping of elements between the vectors a1 and a2, and also between the vectors b1 and b2. 
These intra-vector swapping of elements in the input variable vector in turn prompt for intra- 
matrix swapping of the rows, corresponding to the swapping elements in the vector a, in the 
matrices Ln and Li2, whereas the equivalent operations on the output variable vector result in 
intra-matrix swapping of the columns, corresponding to the swapping elements in the vector b, 
in the matrices Lu and L2j. Moreover, the convergence of the ST Algorithm requires the FDA 
to generate an arbitrary component partition when one of the situations described in Chapter 
5.3 occurs. A partition generating algorithm has also been described in Chapter 5.3 to satisfy 
this requirement. In this case, the intra-vector swapping of elements will also occur within the 
tester and testee partitions, as well as between the tester and testee partitions of the vectors a 
and b. This is because the arbitrarily generated component partition does not always have the 
same element sequence as that of the partition in the previous test cycle.
When the inverse of Q' exists but the inverse of L21 does not exist, the construction of
the Pseudo Circuit equations will require a new invertible L2 x matrix to be built by inter-
matrix and inter-vector row exchanges. These operations have been described in detail in 
Chapter 5.4. In essence, these operations are equivalent to the swapping of equations between 
the measurement equation (5.1-6) and the a1 part of the matrix equation (5.1-5).
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Decision algorithms are needed to identify fault free testees at the end of a test cycle so 
that these fault free testees can be moved to the tester partition in the beginning of the next test 
cycle. The Exact and Heuristic Algorithms are for single and multiple fault diagnosis 
respectively and they have been explained in detail in Chapter 5.6.
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6. Hierarchical Fault Diagnosis
The Basic Fault Diagnosis Algorithm proposed in the previous section is theoretically
sound but it is impractical for diagnosing faults in large analogue circuits. A rudimentary 
version of this algorithm had been reported in [88] and [84] to diagnose faults in two small 
analogue circuits. The improvements of the proposed Basic FDA over the reported rudimentary 
algorithm are the use of the Optimal Tree Generation (Chapter 3.2) and Test Point Selection 
(Chapter 4) Procedures. In addition, a component partition can be used for testing even though
its associated L 21-1 does not exist and there is no need to generate a table of component 
partitions, whose corresponding L21 matrices have inverses, prior to the actual testing. The 
impracticality of the FDA and its rudimentary counterpart has its root in the underlying matrix 
analysis as the sizes of the matrices required, and hence the computing resources, are 
proportional to the size of a CUT. Performing the matrix analysis at the discrete component 
level of circuit description with either algorithm will impose maximum drain on computing 
resources and limit the fault diagnosis to circuits which can be handled by finite computer 
primary memory.
At the expense of diagnosability, efficient use of computer resources can be achieved 
by hiding parts of the CUT into several “black-box” components. The use of these black-box 
components effectively decreases the size of the CUT as seen by the FDA and hence the 
reduction on the requirement for computing resources. What is lost is the diagnosability within 
these black-box components. In other words, the FDA can only perform go/no-go testing[89] 
on these black-box components. To take this approach further, each black-box component can 
also consist of black-box components which embed smaller black-box components. For 
example, practical circuits such as filter and integrator are the black box components at the 
system level. One level below this highest level are complex circuits like opamp and 
comparator. The next level downwards are simple circuits such as differential input stage, 
current mirror, level shifter and inverter. This is equivalent to having hierarchies of circuit
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blocks within the CUT of which the circuit blocks in the lowest hierarchy are discrete 
components at the device level of circuit description. Fault diagnosis can then be performed 
from a higher hierarchy to a lower hierarchy if the faults inside a black-box component have to 
be identified. For this reason, the black-box component is termed the “hierarchical component”. 
In the following sections, the necessary enhancements and modifications on the Basic FDA for 
adopting the hierarchical approach together with the resulting Hierarchical FDA are discussed.
6.1. Hierarchical Approach
As the hierarchical component envisaged in the previous paragraph is an analogue 
circuit block at any hierarchical level with the aim of reducing the complexity of the CUT, it 
has, by its very nature, multiple terminals. To include such a multiple terminal component into 
the formulation of the FDA, the initial task must be to investigate all the possible graph 
representations of the hierarchical component since an edge on a circuit has inherently two 
nodes.
The first approach is to use a node to represent a hierarchical or non-hierarchical 
component, and an edge to represent a single connection between two components. This is not 
feasible as the voltage information of a component cannot be conveyed.
In [79] and [80], two separate graphs are used to represent a circuit containing active 
components such as transistors and opamps. These graphs are called voltage and current 
graphs as their edges represent either voltage or current quantities respectively. They are 
identical for a circuit with purely passive components but they are different for a circuit with 
active components. This two graph approach requires the use of a multi-port description for the 
hierarchical component.
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In the example below,
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V d d








Figure 6-1 Example for the current/voltage graph approach
a MOST is treated as a 2-port VCCS. As the variables of interest are the input voltage (v*s) 
and the output current (idram), the current graph has an edge corresponding to ijram and the 
voltage graph has an edge corresponding to v*s.
Another example is a BJT, which is treated as a 2-port CCCS. Although the variables of 
interest are the base and collector currents, the base-emitter and collector-emitter voltages must 
also be represented on the voltage graph to make the number of edges on both current and 
voltage graphs the same. Otherwise, the connection matrix Ln will not always be a square 
matrix which is the assumption behind the CCM. To generalise the current/voltage graph 
representation of the hierarchical component, as many current and voltage edges as necessary 
can be used to represent the current and voltage variables of the hierarchical component. This 
generalisation relies on the assumption that a multi-port description of the hierarchical 
component exists. Such a description is possible and will be explained in the next paragraph 
discussing the graph representation of the hierarchical component finally adopted What stops 
the use of the current/voltage graph approach is the fact that the connection equation (2.2-4) 
will no longer be symmetrical if this approach is adopted This means that the edges in it and 
Vet (vector a) do not necessarily correspond to those in vt and i* (vector b) respectively as the 
voltage and current graphs are different. If the two graph approach had been adopted the 
matrix equation connecting it, and ib would have been derived by applying the OTGP on the 
current graph of the CUT, whereas the matrix equation connecting vct, vt and v„ would have
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been obtained by applying an Optimal Cotree Generation Procedure(OCGP) on the voltage 
graph. This OCGP will be based on KVL to construct a loop matrix which is then subjected to 
operations similar to those in the OTGP to pick an optimal cotree. If B is the loop matrix of 
the voltage graph, KVL states that
Db = - Bct b t 
where Db is the fundamental matrix for the voltage graph.
Once Db is derived, it is partitioned in a way similar to that of D to extract the relevant block 
matrices to form the other half of the connection equation.
The only way to maintain the symmetry of the connection equation is to use the one 
graph approach which carries both current and voltage information on an edge. For a 
hierarchical component with n terminals, n edges are used to represent the current and voltage 
at the terminals with respect to a common node which can be anywhere in the CUT. If this 
common node is on the hierarchical component itself, it will have n-1 instead of n constituent 
edges. The common node is always the out-node of all the constituent edges whereas the in­
node of each of the constituent edges is the individual terminal on the hierarchical component. 
This star connection structure is typical for the graph representation of the hierarchical 
component.
To avoid making the mathematical analysis over-complicated, the hierarchical 
components investigated in this research work are limited to those whose constituent edge 
currents and voltages are related in a linear manner. In other words, the edge currents and 
voltages of the hierarchical component are described by an equation similar to (5.1-1):
Z in (5.1-1), whereas the edge currents and voltages are elements of the column vectors I w
[ » t  B c t  ] = 0 => Bt vt  + BctVct = 0 => Bct !Bt vt  + vCT = 0 => vCT = Dbvt
(6.1-1)
The hierarchical component transfer matrix z, is part of the circuit component transfer matrix
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and ahier which are parts of the b and a vectors respectively, z depends on the test frequency in 
general and its derivation is component specific and out of the scope of this research work. 
Details on the methodology for modelling of the hierarchical component are presented in [90]. 
Below are two examples of the hierarchical components and their associated hierarchical 
component transfer matrices:
1.






















gy: admittance between node i, j
- g i 2 0  0
—8 l2 § 12+ 820+823 “ 823 0
0 —823 823 +  830 +  834 —834
0  0  “ 834 8 3 4 + 8 4 0 .
F igure 6.1-1 A  pa ss ive  netw ork and  its representation as a h ierarchical com ponent
In Figure 6.1-1, each of the constituent admittance of the passive network can be 
capacitive, inductive or resistive. The network is abstracted as a hierarchical component T4 
with five terminals. As the common node is on the network itself and is also the reference node, 
T4 has four instead of five star-connected edges of which their voltages are node voltages. 
When the common node is not the reference node, the edge voltages are branch voltages and are 
mapped to the node voltages, which are the actual physical quantities measured or simulated,
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with equations (3.2-5) and (3.2-6). The component transfer matrix of T4 is just the network
admittance matrix and its construction is demonstrated in [86].
The next example is a single-ended opamp in inverting and non-inverting amplifier 
configurations in Figures 6.1-2 and 6.1-3.
1 2
T am pi
T am pi v-
Av: Open Loop Gain
lT u / P l _ v - '  0 O ' v ^ A M P \ _ v -
y ^ A M P \ _ v o _ - A 0 _  i * A M P \_ v o  .
T ampi vo
Figure 6.1-2 Simplest hierarchical representation of an opamp in inverting amplifier configuration
T aMP2_V-
Tamp2 v + AMP2 VO
Av: Open Loop Gain
T A M P 2  v+
T A M P I  v - T A M P 2  v -
T A M P 2  vo T A M P 2  vo
Figure 6.1-3 Simplest hierarchical representation of an opamp in non-inverting amplifier configuration
The opamp in Figures 6.1-2 and 6.1-3 is assumed to be near the ideal case except that it has a 
finite open loop gain Av. In fact, for a CMOS opamp operating in the low frequency region, the 
input admittance at its v+ and v nodes are approaching the ideal case, zero input admittance.
Page-102-
r h n p i o r  A i  * 1 g^Miyt.V-/.;
Therefore, it is true for the matrix entries Zinvertii»g[0][0], Znon-inverting[0][0] and znon.inverting[l][l] 
to be zero. Non-zero values at these matrix entries represent admittance which models the input 
leakage currents of a real opamp or an ideal CMOS opamp with input leakage current fault. If 
these hierarchical component transfer matrices have to be more realistic, parameters such as 
non-zero output impedance (Rout) and CMRR of an opamp will need to be represented in the 
matrices. To model the non-zero output impedance, the matrix entries Zinverting[l][l] and z ^ . 
inverting[2][2] are set to Rout. The common mode effect is due to the slight mismatch of the open 
loop gain at the v+ and v input nodes so that the amplification of the common mode input 
voltage (VcJ is not subtracted out. This effect can be neglected in the inverting amplifier case 
as the common mode input voltage is zero because of the negative feedback and the grounded 
v+ node. For the non-inverting amplifier case, the feedback causes the voltage at V to follow the 
input voltage at v+ and hence the common mode input voltage varies directly with the input 
voltage. This common mode gain can be referred to the opamp input as an equivalent common 
mode input error voltage ^ ^ [9 1 ] ,  with vecm= Vcm/CMRR, so that the common mode effect is 
modelled by an additional term Av/(2*CMRR) in the matrix entries znon_1I1Terting[2][0] and Znon-
ln v e r d n g [ 2 ] [ l ] .
The hierarchical representations of a differential-ended opamp in inverting and non- 
inverting amplifier configurations can be obtained with an argument similar to the one 
discussed above for the single-ended cases, except that one more output edge is needed for the 
inverting output which makes the required component transfer matrices have dimensions of 3x3 
and 4x4 respectively for inverting and non-inverting amplifier configurations.
In the next section, the general condition for the existence of a tree/cotree edges 
partition on the constituent edges of a hierarchical component is discussed and elaborated to all 
possible tree/cotree edge partitions.
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6.2. 7>ee/ Cotree Edge Partitions on a Hierarchical Component
In the previous section, a hierarchical component is characterised by specific pairs of
voltage and current which are abstracted as star-connected edges. When the circuit block of a 
CUT is treated as a hierarchical component, the constituent edge currents and voltages of the 
hierarchical component must be part of the vectors a and b which are partitioned into tree and 
cotree edge parts (Chapter 2.2). Thus, whether one of its constituent edges is a tree or cotree 
edge is obvious from the type of physical quantities (current or voltage) represented by each 
element in its corresponding bhier or a^er vector. A rule on partitioning the constituent edges of 
a hierarchical component into tree and cotree edges results from examining its associated vector 
bhier* if an element of the bhier vector is a current or voltage quantity, its corresponding edge 
will be on the cotree or tree respectively. The first tree/cotree edge partition arrived at with this 
rule and the hierarchical component transfer matrix corresponding to the vectors buer and 8 ^  
are called the root partition and root partition matrix of the hierarchical component 
respectively.
Circuit topology may dictate that a tree cannot be formed with the root partitions of 
some hierarchical components in the CUT. In this circumstance, alternative tree/cotree edge 
partitions have to be used for these hierarchical components. These alternatives are derived 
from the root partition matrices: with each root partition, an alternative partition is obtained by 
swapping any numbers of elements from the vector bhier with the corresponding elements from 
the vector awer- This alternative partition is only possible if the root partition matrix can be 
manipulated to a new matrix relating the edge currents and voltages in the new tree/cotree edge 
partition. Generally speaking, the existence of an alternative partition depends on the existence 
of the inverse of the block matrix corresponding to the elements swapped to arrive at the 
alternative partition from the root partition. This is illustrated in Table 6.2-1 which shows all 
the possible alternative tree/cotree edge partitions of the 5 terminal hierarchical component T4 
in Figure 6.1-1.
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Elements o f vector bx4 to be 
swapped with its respective 
elements in vector aT4
Tree Edge Condition
llO» I20* ho* I40 T4 1, T4 2.
T4 3, T4 4 Z j 4  ^ exists
llO* 120. I40 T4 1, T4 2* 
T4_4 #10+#12 “ £12 0  
~ & i i  8 1 2  8 2 0  +  8 2 3  ^
^  0  ^ 34 +  ^40 _
ixists
-1
llO. ho* U o T4_ifT4_3,
T4 4 £10 8 1 2  ^  ^
0  #2 3  &30 +  8 3 4  “ ^34 
^  ” ^34 <^34 8 * 0  _
ixists
-1
ho. l20> I30 T4 1, T4 2,
T4_3 £l0 £>12 _ &12 ^
~ 8 l 2 £ l2 +  # 20  +  &23 “ &23 
^  <?23 £>23 8 3 0  8 3 4  _
;xists
-1
120* l30> U o T4_2* T4_3, 
T44 #12  +  8 2 0  +  8 2 3  ~ 8 l 3 ^
"“ #2 3  823 +  8 30 8 34 “ £34 
^  “ #34  &34 “*”&40_
jxists
-1
ho* I40 T4_1 T4_4 & 0 + & 2  ^
exists
0  ^ 34 <?40_
ho* ho T4_i , T4_2» #10 "^*£l2 #12 




~  8 1 0 + 8 1 2  0
^  8 2 3  +  8 ^ 0  £34 _
-1
exists
120* I40 T4_2, T4_4 #12 +  8 2 0  +  823 0
0  £>34 +  8 4 0  .
-1
exists
130* 140 T4 3, T4 4 823 8 3 0  +  8 3 4  ” i>34
~ 8 s4 8 3 4  # 4 0  _
-1
exists
ho* I30 T4 2* T4 3 #12 +  8 2 0  823 823
exists
>^23 8 2 3  +  8 3 0  +  8 3 4  _
iio T41 810+812 ^  0
140 T4 4 &4 +8 4 0 * 0
ho T42 812 +820 +823 *  0
ho T43 823 +830 +834 *  0
Table 6.2-1 All possible alternative tree/cotree edge partitions of the 5 terminal hierarchical component T4
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For the hierarchical representations of the opamp in Figures 6.1-2 and 6.1-3, there is no 
alternative tree/cotree edge partition because of the sparseness of the root partition matrices.
In order to facilitate the implementation of the automatic generation of alternative 
tree/cotree edge partitions for hierarchical components, the condition for the existence of an 
alternative partition is formulated as follows:
For a n-edge hierarchical component described by
^hier_0 *^hier_0
1





Z10 Z11 -  Zl,n -1
_^hier_n-l_ _^hicr_n—1 _ _Z n—1,0 Z n - l ,l Z n—l,n —1 _
if a different partition is to be used, the root partition matrix, z, will need to be altered 
according to the new definition of tree and cotree edges in the different partition. A new 
hierarchical component transfer matrix, z \  is associated with each possible partition:
General case: number of swap elements is more than 1 and less than n 
The matrix z has to be transformed to zv\  with ®hler_0 Z00 Z01 ^hier.O , such
_®hier_l_ 1 N N 
;
© zi i . Ahler_l_
that all the elements of the vectors b^r and a^r to be swapped are in BUw_0 and A ^  o 
respectively. After the swapping,
, z' is obtained by a^hler_0 \ S \—  TW ®hier_0 \ S \7 —
- ~  -1  
Z00




J^ h ler .l
, Z  — " " —1 XV XV XV * 2  vv
^ l^ O O Z1 1 ~ Z10Z00 Z01.
reverse transformation on z'vv .
Special case (transformation on z is unnecessary): 
• Number of swap element is one,
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bhiCT_r is swapped with ahiCTr so that
^ hier_0 
^ hier_ 1
^ hier_ r -  1 
^ hier_ r 
^ hier_ r + 1
^ h ie r  n - 1
=  Z
Zxy =




^ hier_ r -1  
^ hier_ r 
^ hier_ r + 1
, ^ h i e r _ n - l  
if x=r=y,
zxy = zxy'"ZxrZ,7z ifx ^ ra n d y ^ r , zxy — Zltz/ Z ifx*randy=r
x and y are the row and column indices of z' and z respectively.
• All the vector elements are swapped, z =zml
From the discussion in the preceding paragraphs, a set of tree/cotree edge partitions for 
a hierarchical component can be defined from its root partition matrix and bhkr vector. This 
fact provides the possibilities of having more than one circuit testing tree for a CUT with 
hierarchical components, which will inevitably enhance the usability and efficiency of the 
FDA. On the usability issue, the chance of having incomplete diagnosis (failure in test point 
selection or having a set of ambiguous components which can be faulty or fault free) on the 
CUT is minimised because of the availability of multiple circuit testing trees. In the case of 
incomplete diagnosis, as some components have already been diagnosed fault free, the ST 
Algorithm can be begun with all these fault free components in the tester group to speed up the 
convergence of the algorithm.
To include this provision of multiple testing trees in the FDA, a priority scheme must 
be devised to pick combinations of tree/cotree edge partitions of all the hierarchical components 
in a CUT. The discussion of this scheme is postponed until all the other enhancements and 
modifications are explored in the forthcoming sections.
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6.3. Hierarchical Pre Selection
Once a combination of tree/cotree edge partitions of all the hierarchical components in 
a CUT is chosen, their constituent edges are effectively divided into two groups, namely, 
hierarchical tree edges and hierarchical cotree edges. These two new component groups are a 
direct consequence of adopting the hierarchical approach which calls for a new priority 
grouping for circuit components prior to the construction of the node incidence matrix (Chapter
3.2). This is shown in Table 6.3-1 below:
Group Number Circuit Component
0 Independent Voltage Sources connected to the reference node
1 Independent Voltage Sources not connected to the reference 
node
2 Hierarchical Tree Edges
3 Capacitors
4 Resistors and Conductors
5 Inductors
6 Hierarchical Cotree Edges
7 Independent Current Sources
Table 6.3-1 Grouping of circuit components for hierarchical preselection
As a controlled source and its controlling element are conceptually a hierarchical component 
with 4 terminals and they are not real physical devices, the old controlled voltage and current 
sources groups in Table 3.2-2 are absorbed into the new hierarchical tree and cotree edges 
groups. This simplification removes the need to have dummy nodes (Chapter 3.2) in the input 
netlist file (see Appendix II) of a CUT with current controlled sources. There are still two 
reasons to treat controlled sources and their controlling element as hierarchical components: 
the component equation b=Za specifies that the controlling element of a current controlled or 
voltage controlled source must be on the tree or cotree respectively as the controlling element 
appears as one of the entries in the vector a which is partitioned as [it«« This rule
can be violated if the controlling element is a passive component, with the use of Ohm’s Law. 
If a controlling element is a constituent edge of a hierarchical component, the relationship 
between the voltage and current of the controlling element will not be as simple as in the case of 
a passive component and this rule cannot always be violated. The effect of having one of the
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constituent edges of a hierarchical component be the controlling element of a controlled source 
is a reduction of the possible tree/cotree partitions for the hierarchical component. Another 
reason for keeping a controlled source and its controlling element as a hierarchical component 
is to simplify the coding of the FDA.
To avoid the ambiguity which arises during the allocation of column indices of the 
node incidence matrix to equal weight graph edges within the same component group (Chapter
7.1.2), component values are used as a second criterion in addition to using edge weight as the 
first criterion: edges corresponding to resistors and inductors are arranged in ascending 
component values whereas edges corresponding to capacitors and conductors are ordered in 
descending component values. Hierarchical edges are arranged in ascending values of their 
respective diagonal entries in z if these entries signify the impedance of edges. Otherwise, 
hierarchical edges are arranged in descending values of their respective diagonal entries in z if 
these entries signify the admittance of edges.
6.4. Test Point Selection Revisited
The Test Point Selection rules will be the same as those discussed in Chapter 4 except 
for the interpretation of the minimum number of test points, 1+t, for a t-diagnosable circuit 
with hierarchical components [75]. The sum 1+t originally refers to the minimum number of 
testee components required for t-diagnosability[83] regardless of the graph representation of the 
components. This should still be true at the hierarchical level. As the mathematical analysis 
behind the FDA is performed at the graph edge level, the required minimum number of testee 
edges becomes a function (Fn(l+t» of the required minimum testee components 1+t. In [75], 
the number of test points must equal the number of testee edges for the construction of the 
testability matrix Q. Hence, 1+t is also a measure on the minimum number of test points to 
satisfy a given diagnosis depth (t) requirement for a non-hierarchical CUT. In the case of a 
hierarchical CUT, the required minimum number of test points is simply Fn(l+t). The flow 
charts in Figures 4-1, 4.3-2 and 4.3-3 for Test Point Selection can also be applied to a
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hierarchical circuit if all the occurrences of 1+t are replaced by Fn(l+t). For example, with 1- 
diagnosability, the testee group must have at least 2 components and at least 2 test points are 
needed for the non-hierarchical CUT. For the hierarchical CUT, if a hierarchical component is 
in the testee group, all of its constituent edges must be in the testee group as the hierarchical 
component is a single entity and its constituent edges are only an abstraction of its 
characteristic voltage/current pairs. The required minimum number of test points will be at a 
maximum if the testee partition contains the largest and second largest hierarchical 
components. Therefore, the required minimum number of test points to account for all possible 
combinations of testee partitions will be the sum of the constituent edges of the two hierarchical 
components which have the maximum number of constituent edges among all the hierarchical 
components. If there is only one hierarchical component whose number of constituent graph 
edges is ji, the required minimum number of test points will be 1+ji. If there is one more 
hierarchical component in the circuit whose number of constituent graph edges is j2, the 
required minimum number of test points will be ji+j2 instead.
The fact that a hierarchical component is a single entity suggests that all of its 
constituent edges must be kept together during component partition. The mathematical 
justification behind this hierarchical partition rule is discussed in the next section.
6.5. Hierarchical Rules
As the component partition in the ST Algorithm causes a partitioning of the circuit
component transfer matrix Z into the form
Z1 0
0 z2 which must be maintained for the
algorithm to work, all the constituent edges of each hierarchical component must be kept within 
the tester or testee group in each test cycle.
If this partition rule is not imposed, the component equations (5.1-3) and (5.1-4) will have 
alternative forms when the constituent edges of at least one hierarchical component are in 
different partitions. The proof for (5.2-1) (Chapter 5.1) will have to be extended to take into
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consideration these alternative forms of the component equations and will result in a different 
expression for Qv if the mathematics works out.
The component equation in the linear case is used as an example:
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The following Lemma[75] is used to derive the alternative expression for Q:
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The argument on p. 129 in [75] cannot be used to simplify Q as Z1 may has zero rows. 
Therefore, the necessary condition for the existence of the Pseudo Circuit depends on the 
invertibility of the alternative expression for Q if the constituent edges of at least one 
hierarchical component is not in the same partitioa This alternative expression would have led 
to a reconsideration of the Test Point Selection Procedure if the hierarchical partition rule had 
not been included in the FDA.
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6.6. Hierarchical Decision Algorithms
As the diagnosis procedure works in the circuit graph level which does not distinguish 
between edges from non-hierarchical and hierarchical components, the decision algorithms are 
re-phrased in terms of the edges as follows:
• Identification of a fault free component from the test results in a test cycle.
A testee edge will be tested fault free and be moved to the tester partition in the next test 
cycle if its test result is a pass and it represents the current and voltage of a non-hierarchical 
component. All the constituent edges of a hierarchical component will be tested ambiguous 
if the test result of at least one of its constituent edges is a fail. This is because different 
faults within a hierarchical component do not result in the same constituent edges being 
faulty. The hierarchical component will be tested fault free and have all its constituent edges 
moved to the tester partition in the next test cycle if the test results of all its edges are 
passes.
• Exact Algorithm:
1. Test results of all testee edges are passes.
All the testee edges are tested fault free and moved to the tester partition in the next test 
cycle.
2. Test result of one testee edge is a fail and the test results of all the other testee edges are 
passes.
If the failed edge is non-hierarchical, all the other passed edges will be fault free. 
Otherwise, all the testee edges, except all constituent edges of the hierarchical 
component corresponding to the failed edge, will be tested fault free. Those testee edges 
tested fault free can then be moved to the tester partition in the next test cycle.
3. Test results of more than one testee edges are fails.
If at least one of the failed edges is non-hierarchical, or if all the failed edges are 
hierarchical and are the constituent edges of more than one hierarchical components,
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then all the testee edges will be fault free. Otherwise, all the testee edges, except the 
failed edges which are the constituent edges of a hierarchical component, will be tested 
fault free. Those testee edges tested fault free can then be moved to the tester partition 
in the next test cycle.
• Heuristic Algorithm
The actions taken for cases 1 and 2 are the same as the actions taken for the respective 
cases of the Exact Algorithm. The actions required for case 3 are: If all the failed edges are 
non-hierarchical, all the testee edges except those failed ones will be fault free. Otherwise, a 
passed edge will only be tested fault free if it is non-hierarchical, or it is hierarchical and it 
is not one of the constituent edges of the hierarchical components corresponding to the failed 
hierarchical edges. Those testee edges tested fault free can then be moved to the tester 
partition in the next test cycle.
6.7. Hierarchical Fault Diagnosis Algorithm
It can be seen from Chapter 6.2 that a root partition matrix and its associated vector 
buer define a set of tree/cotree edge partitions for the hierarchical component concerned. Thus, 
multiple optimal trees will be derived for a CUT with one hierarchical component if the 
hierarchical OTG procedure (Chapters 3.2 and 6.3) is applied to the CUT with each of the 
tree/cotree edge partitions of the hierarchical component taken in turn. The number of possible 
optimal trees will be increased drastically when more than one hierarchical component is 
present in the CUT. Clearly, a priority scheme is necessary to select ordered combinations of a 
tree/cotree edge partition from each hierarchical component in the CUT for the derivation of 
prioritized optimal trees. This section addresses such a scheme before the hierarchical fault 
diagnosis algorithm, which results from combining this priority scheme with the enhancements 
and modifications described in previous sections, is discussed
Since it is often desirable, as far as possible, to have the test points as voltages rather 
than currents, the priority scheme proposed aims to allow the user of the hierarchical FDA to
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specify preferred hierarchical components in which they can maximise the number of voltage 
test points without a guarantee that all the test points in the preferred hierarchical components 
will be voltages. Intuitively speaking, it is very rare that all the possible optimal trees are 
needed to diagnose faults. At the expense of completeness, the implementation of the scheme is 
simplified so that it needs only to provide sufficient number of optimal trees prioritized 
according to the aforementioned criterion.
With reference to Chapter 4, all essential test points selected because of the topology 
and diagnosability rules are elements of the vector b, which is partitioned as [v ^  icotre«]T- 
Therefore, the number of voltage test points on a hierarchical component will be maximised if 
all of its constituent edges are on the tree. Based on this fact, a partition table is drawn up for 
the hierarchical component. This table lists all the possible tree/cotree edge partitions for the 
hierarchical component in descending number of tree edges per partition. In the case of two or 
more partitions having equal number of tree edges, they are arranged in descending order of the 
sum of tree edge weights. The entries at the top and bottom of the partition table then have 
respectively the highest and lowest priority among other entries in being chosen to fill up the 
hierarchical tree and cotree edge groups in Table 6.3-1 during the component grouping stage of 
the hierarchical OTG procedure.
When there is more than one hierarchical component in the CUT, the hierarchical 
components are prioritized in ascending size of their partition tables. In addition, a user can 
specify preferred hierarchical components in the form of a prioritized list which has higher 
priority than the list obtained by prioritizing the remaining hierarchical components in 
ascending size of their partition tables. The presence of a user preference effectively makes the 
prioritized list two-tier, with the top part of the list determined by the user preference and the 
bottom part determined by the size of the partition tables. A higher priority component will 
have a higher possibility of having more voltage test points than that of a component with lower 
priority. This will become clear shortly with an example.
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KCL tells us that there are k-1 independent nodal equations for a CUT with k nodes. 
This means that the circuit tree has k-1 edges[79][86]. Thus, the number of available tree edges 
for assigning to the constituent edges of the hierarchical components in the CUT is k-1 less the 
number of independent voltage sources in the CUT. For the scheme to proceed, the sum of tree 
edges in all the bottom partitions of the tables must not be greater than the number of tree edges 
available. The next step is to examine each partition table in this prioritized order, starting from 
the bottom and working up until the number of tree edges in the partition exceeds the number of 
tree edges available. This limit is recorded. If there are any remaining tree edges available, the 
procedure moves to the next partition table and the process is repeated When all the tree edges 
are assigned, the remaining hierarchical components have all their edges on the cotree.
It is best to illustrate the scheme with an example: a CUT has a 5 terminal component 
T4 (Figure 6.1-1 and Table 6.2-1) and two 3 terminal components T2_i and T22. The 3 terminal 
components are both simple FI networks as shown in Figure 6.7-1 below.
A 3-terminal component, T2_x
giji admittance between node i, j
*10 _  8 l2 + 8 l0 - 8l2
*20. . Sl2 Sl2 “*“€20.
2_x_2
Figure 6.7-1 A  sim ple f l  netw ork and  its representation as a h ierarchical com ponent
For the sake of argument, let us assume that all possible tree/cotree edge partitions for the 
hierarchical components exist and the number of available tree edges is 6. The partition table 
for T4 is already mostly shown in Table 6.2-1 without the root partition (all edges are on the 
cotree). There are 4 entries in the partition table for each of the two 3 terminal components. 
They are shown in Figure 6.7-2 for the two scenarios considered in this example. All partition 
tables show only the tree edges in each partition for simplicity.
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With reference to Figure 6.7-2, there is a user preference on T4 in scenario 1 whereas 
there is no user preference in scenario 2. Therefore T4 has the highest and lowest priority in 
scenarios 1 and 2 respectively. In each scenario, the partitions identified by all the limits set for 
the partition tables are used to obtain the first optimal tree with the hierarchical OTG 
procedure.
T4 has highest priority 
Partition table for T4
Entry 1,4 tree edges
Entry 2 to 5 , 3 tree edges per entry
Entry 6 to 11,2 tree edges per entry
Entry 12 to 15 ,1 tree edge per entry
Entry 16,0 tree edge
.L im it
Partition table for T2_i
Entry 1,2 tree edges
Entry 2 to 3,1 tree edge per entry





Partition table for T2 2
Entry 1,2 tree edges
Entry 2 to 3,1 tree edge per entry
Entry 4,0 tree edge .Limit
T4 has lowest priority 
Partition table for T2_i
Entry 1,2 tree edges
Entry 2 to 3,1 tree edge per entry
Entry 4,0 tree edge
.Limit
» f
Partition table for T2_2
Entry 1,2 tree edges
Entry 2 to 3,1 tree edge per entry
Entry 4,0 tree edge
.Limit
Partition table for T4
Entry 1,4 tree edges
Entry 2 to 5 ,3  tree edges per entry
Entry 6 to 11,2 tree edges per entry < Limit
Entry 12 to 15 ,1 tree edge per entry
e
I
I IEntry 16,0 tree edge
Figure 6.7-2 Scenarios showing how the limit for each partition table is set
In scenario 1, T4 has the highest priority and has at most 4 voltage test points whereas T2_i has 
at most 2 voltage test points. However, it may happen that only a test point is chosen on T4 and 
2 test points are chosen on T2_i because of the circuit topology they are in. This is why the 
priority scheme only provides a higher priority component with a higher possibility of having 
more voltage test points than that of a component with lower priority.
The limits obtained for all the partition tables are made use of to derive alternative 
optimal trees with a next tree procedure. This procedure manipulates a set of moving pointers, 
which are set to point at the same locations recorded by all the limits initially, with two indices, 
namely, the fixedlndex and movinglndex, which identify two partition tables in the prioritized
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list. The partitions corresponding to these pointers are then used to derive the next tree after 
some manipulations are performed.
The procedure begins by assigning the prioritized list index of the partition table with 
the maximum number of available partitions to the fixedlndex. If the fixedlndex is not the last 
list index, the movinglndex will be set to the last list index. Otherwise, the movinglndex will be 
set to the last list index less 1. In both cases the number of hierarchical components is at least 
3. To find alternative trees, the pointer for the partition table indexed by the movinglndex is 
moved down one entry at a time for each new tree needed. If the pointer is already at the bottom 
entry, it will be reset to its initial position and the movinglndex will be updated according to 
three different cases before the pointer for the partition table identified by the new movinglndex 
is moved down one entry to find the next tree. These cases are:
1. fixedlndex equals last list index and movinglndex equals last list index less one.
2. fixedlndex equals 0 (first list index) and movinglndex equals last list index.
3. fixedlndex is between 1 and last list index less 1, and movinglndex equals last list index. 
For cases 1 and 2, whenever the movinglndex is updated, it is decreased by one until it equals 
1. When the movinglndex is not allowed to decrease further, if its corresponding pointer is 
again at the bottom entry and one more tree is needed, the pointer will be reset to its initial 
position and the pointer for the partition table indexed by the fixedlndex will be moved down 
one entry from its previous position. If more trees are needed, the whole process will be 
repeated. The actions taken for case 3 are similar to those needed for case 1 apart from the 
facts that: a) the amount decreased from the movinglndex must not make the new movinglndex 
equal fixedlndex and b) if the fixedlndex equals 1, the decrement will be 1 each time the 
movinglndex is updated and will only continue until the movinglndex equals 2. The reason for 
keeping the pointer for the partition table of the highest priority hierarchical component at its 
initial position (cases 1 and 3), or keeping it at each of the available entry positions as far as
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possible (case 2), is to maximise the number of voltage test points on the highest priority 
hierarchical component.
Having laid the groundwork in the previous sections and paragraphs, it is time to 
discuss the hierarchical FDA illustrated in Figures 6.7-3 to 6.7-5 in details. A comparison 
between the basic and hierarchical FDA (Figures 5-1 and 6.7-3) reveals that there are now 
additional inputs and some changes in the original inputs to the FDA, as well as some changes 
in the execution of the algorithm.
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Figure 6 .7 -3  H ierarch ica l Fault D iagnosis A lgorithm
Moreover, the possibility of having incomplete diagnosis results is minimised and the efficiency 
of the algorithm is enhanced due to the provision of multiple circuit testing trees made possible 
by the use of the hierarchical approach. This appears as a closed loop which re-enters the
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connection equation generation stage as a result of incomplete diagnosis due to failure in the 
test point selection stage or the test outcome that some components become ambiguous (they 
can be either fault free or faulty). All these changes will be discussed in the following 
paragraphs.
The test cycle limit input for the testing algorithm is now only needed when the 
implementation of the hierarchical FDA, the diagnosis program, is run with the option 
openLoop, openLoop+trace or openLoop+traceAU (see Appendix IV). In addition, the input 
of test point values will be performed more than once if more than one testing tree is involved 
in the diagnosis. It is also inevitably to have non-sequential node numbers when a CUT is 
visualised at a higher hierarchical level as some of the circuit nodes in the previous lower 
hierarchical level will become internal if they are embedded in new hierarchical components 
found in the higher hierarchical level. Therefore, the hierarchical FDA must be able to accept a 
circuit netlist with non-sequential node numbers as well as one with sequential node numbers.
The additional inputs to the FDA are: user preference, models for hierarchical 
components and either global percentage limit or local percentage limits for the decision 
algorithm. User preference input has already been discussed earlier in this section. The models 
for hierarchical components are simply their root partition matrices (Chapters 6.1 and 6.2). 
These matrices are stored in files whose names are coded in the circuit netlist file (Appendix 
IV) for the diagnosis program to retrieve the matrix files automatically. As for the percentage 
limit inputs, these have been addressed in Chapter 5.1 and Appendix IV. The local percentage 
limit inputs can also be used to input percentage threshold values calculated from fault models 
of hierarchical components before these threshold values can be read directly from files, whose 
implementation will be a future development for the hierarchical FDA.
The inputs for user preference and models for hierarchical components are needed for 
the preprocessing of hierarchical components which is shown in Figure 6.7-4. The 
preprocessing of hierarchical components basically implements the priority scheme up to the
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point that the first partition of hierarchical tree and cotree edges is available to feed the 
hierarchical OTG procedure. In addition, it also finds the partition table with the maximum 
number of available partitions to prepare for the use of the next tree procedure to find 
alternative trees, should the need arises.
Models For Hierarchical Components
Error Message (suggest 
repartitioning the circuit
into hierarchical components)
Generate Swap & Partition Tables for all the hierarchical components




More than one tree?
Set limits in all the Partition Tables
Fmd the Table with maximum available partitions
Find the number of hierarchical tree & cotree edges
User preferred hierarchical 
components with as many 
voltage test points as possible
Preprocessing On Hierarchical Components
F igure 6 .7-4  Preprocessing o f  hierarchical com ponents
From the stand point of the implementation of the algorithm, the operations illustrated in Figure 
6.7-4 can be divided into two parts: the first part is specific to the hierarchical components and 
independent of whatever CUT the hierarchical components are in, whereas the second part is 
CUT specific and has been addressed by the aforementioned discussion on the priority scheme
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and next tree procedure. As the component transfer matrices of all the possible tree/cotree edge 
partitions of a hierarchical component is topology independent and component specific, the 
operations to generate them will only be done once if they are written into files for retrieval 
later. However, since not all the possible matrices derived from the root partition matrix of the 
hierarchical component are needed, only the intermediate results to derive them are stored in 
files and each of these matrices is not derived until it is needed. This is why the derivation of all 
the hierarchical component transfer matrices is delayed until after the test point selection stage 
in Figure 6.7-3. The intermediate results needed to derive an alternative matrix is written in a 
swap file which records the required swapping of elements between the buer and a^er vectors of 
the root partition matrix to yield the new bwer and a^r vectors of the alternative matrix 
(Chapter 6.2). In the actual implementation of the herarchical FDA, the partition table of a 
hierarchical component is derived from a swap table file constructed from the set of swap files 
corresponding to all the possible tree/cotree edge partitions of the hierarchical component. 
Details of these files can be found in Appendix IV.
The changes in the execution of the algorithm are mainly in the testing algorithm stage 
depicted in Figure 6.7-5, in addition the generation of the connection equation is now 
accomplished with the hierarchical OTG procedure. Three changes are revealed from the 
comparison between Figures 6.7-5 and 5-2:
•  The input for the cycle limit is not necessary for normal operation of the diagnosis 
algorithm.
•  The matrix Q instead of Q’ is used for the testability criterion as the component transfer 
matrix of a hierarchical component may not be block diagonal because it can have zero row 
entries.
•  With the requirement to impose the hierarchical rule (Chapter 6.5) during component 
partition, the inter-matrix and inter-vector row exchanges (Chapter 5.4) becomes over­
complicated to implement. Instead of trying to obtain an invertible L ^ i  matI^x when the
inverse of the matrix L21 does not exist, the tableau equation 5.2-6 (Chapter 5.2) has to be
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solved although it means inverting a matrix with dimensions comparatively larger than the 
dimensions of the pseudo circuit matrix M (Chapter 5.5).
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6.8. Conclusions
Fault diagnosis of large size circuits with the basic FDA is impractical due to the direct 
proportionality relationship between circuit complexity and the requirement on computing 
resources. With hierarchical fault diagnosis, the circuit complexity as seen by the basic FDA is 
reduced to make fault diagnosis on large size circuits possible. The essence of the hierarchical 
fault diagnosis is the use of sets of external nodes and voltage/current pairs specific to the 
analogue circuit building blocks each set abstracts, so that the demand on computing resources 
necessary to diagnose faults in a large size circuit incorporating such abstractions is reduced to 
a manageable level. Each circuit block can be at any level of circuit description and can 
encapsulate other abstractions at lower levels. This encapsulation process goes on until the 
lowest discrete component level. For this reason, the circuit block is termed a hierarchical 
component
A hierarchical component is also called a black box component as the details of the 
circuit block it abstracts are not necessarily known. What is known are its multiple external 
nodes and characteristic set of voltage/current pairs which form its graph representation: the 
constituent graph edges representing the voltage/current pairs are all incident on a common out- 
node which can be any node in a CUT, whereas all the in-nodes of the edges are the external 
nodes. These characteristic voltages and currents are elements of the column vectors bwer and 
auer which are linked by a hierarchical component transfer matrix and partitioned into tree and 
cotree parts. Knowledge of the tree/cotree partition on either column vector together with the 
matrix define a set of possible tree/cotree edge partitions for the hierarchical component. 
Consequently, more than one optimal tree can be derived with these partitions for any circuit 
containing the hierarchical component. The number of circuit testing trees will build up rapidly 
when there are numerous hierarchical components in the CUT.
The inclusion of the aforementioned hierarchical approach into the basic FDA 
necessitates a new priority grouping for circuit components (Chapter 6.3), a re-interpretation of
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the diagnosability rule in relation to the required minimum number of test points for a given 
diagnosis depth (Chapter 6.4), the enforcement of a hierarchical rule during component 
partition at the beginning of each test cycle (Chapter 6.5), a re-interpretation of the decision 
algorithms in terms of graph edges (Chapter 6.6) and a priority scheme to divide all the 
hierarchical edges into ordered tree/cotree edge partitions (Chapter 6.7). All these changes 
have resulted in a hierarchical FDA with improved usability and enhanced efficiency due to the 
provision of multiple circuit testing trees. However, these improvements and enhancements are 
gained at the expense of the depth of diagnosability of the CUT. That is, identification of faulty 
components is limited to the hierarchical level at which the diagnosis is performed. If a 
hierarchical component is diagnosed as faulty, it will not be possible to distinguish between, or 
identify faults inside, the faulty component unless a new diagnosis is performed on the faulty 
component at a lower hierarchy. This gives a degree of flexibility to the diagnosis procedure as 
it is up to its user to decide whether to devote more computing resources to identify faults 
within those hierarchical components diagnosed faulty.
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7. Effectiveness of the Hierarchical FDA
Having laid out the details of the hierarchical FDA in the previous section, this section
benchmarks its effectiveness by applying its ANSI C implementation, the diagnosis program, to 
diagnose faults in several test circuits. The diagnosis results obtained are then evaluated to see 
what types of faults simulated can or cannot be diagnosed by the hierarchical FDA, and to 
investigate the reasons behind the incorrect diagnosis of some types of faults so as to shine light 
on what improvements are needed on the hierarchical FDA to make it a usable tool for fault 
diagnosis on practical circuits.
Before these diagnosis results are evaluated, it is worth re-emphasizing how the














Figure 7-1 Conventional Fault Detection
In Figure 7-1, the responses of the DUT are obtained by measurements on several selected 
observation points on the device. Fault detection is by comparing the DUT responses with the 
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Figure 7-2 Identification of fault free testees by the Hierarchical FDA in a test cycle
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In contrast to the conventional manner, Figure 7-2 depicts the gold standard employed by the 
hierarchical FDA as the condition that the percentage errors (Chapter 5) for all the testee edges 
must be zero in a test cycle. This condition is in fact true for all possible testable test cycles. 
However, measurement or simulation errors on the values of the test points will make the testee 
percentage errors close to instead of exactly zero. Another distinct difference from the 
conventional approach is that the detection of faults in the DUT is an iterative process 
involving more than one test cycle as explained in Chapter 5.
In the following evaluations of the diagnosis results of the test circuits, the values of all 
the test points selected by the diagnosis program are obtained by simulations and are listed in 
Appendix III.
7.1. Single Fault Diagnosis















Test Points for 1-diagnosability: 
iR2, v R 4
Figure 7.1.1-1 First Test Circuit
The simple circuit in Figure 7.1.1-1 was chosen, as the values of the test points under 
fault free conditions are exact numbers which will not carry rounding up errors when they are 
used as inputs to the diagnosis program. Applying the diagnosis program to this test circuit 
under fault free condition has confirmed that there is no inherent numerical errors in the 
routines to solve the pseudo-circuit and tableau equation as the testee percentage errors are 
exactly zero in all test cycles. Another feature of the diagnosis program is that the testee 
percentage errors of a DUT under fault free conditions will be significantly larger than zero
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instead of exactly zero or close to zero if incorrect values of test points are used as inputs to the 
program. This feature is used to check that the fault free simulation of the DUT is done 
correctly before further fault simulations are carried out.
Parameter deviation faults in the test circuit were exhaustively simulated and are 
diagnosed correctly with the diagnosis program. The diagnosis results are summarized in Table
7.1.1-1.




Fault Free 2 0.1
Rj ±20%  ,Rj ±40% ,Rj ±60% 
R 1±80% ,R 1+100%
3 10
R!±10% 3 5
R 2 ±20% ,R 2 ±40% 3 10
R 2 ±10% 3 5
r 3 - io% 2 5
r 3 + io% 3 5
R 3 ±20% 3 10
R 3 ±40% 2 10
Table 7.1.1-1 Diagnosis results for the parameter deviation faults of the first test circuit
These results have confirmed that the program successfully diagnoses all parameter deviation 
faults in a flat circuit.
7.1.2. Student Project 
Preliminary benchmarking of the hierarchical FDA was carried out by a MEng student
working on his third year project[92] in which he applied the hierarchical FDA and transient
response technique[93] to diagnose various single faults in the circuits in Figure 7.1.2-2 and
drew conclusions on the fault coverage of both testing methods with the diagnosis results
obtained The diagnosis program at that time allowed the tester partition to be manually chosen
by the user or generated by the program itself at the beginning of each test cycle, instead of
implementing the decision algorithms to automatically re-group the tester partition from the
results of a useful previous test cycle, or letting the program generate the tester partition in the
case that the previous test cycle does not provide useful results. To perform diagnosis with the
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program, the project student let the program itself always partition the circuit components, 
recorded the resulting testee percentage errors and testee/tester partition for each test cycle, and 
then applied the decision algorithm manually to diagnose the fault after all the results had been 
collected.
Before using the program to diagnose faults in the circuits in Figure 7.1.2-2, the 
project student also investigated whether it is necessary to manually change the netlist of a 
circuit which contains reactive components and is stimulated with an independent DC source, 
before applying the program to the circuit to diagnose faults. This investigation is necessitated 
by the fact that the diagnosis program replaces all inductors and capacitors with lf t  and 
100MQ resistors respectively under DC condition in order to compute the circuit component 
transfer matrix, instead of reconfiguring the circuit topology to reflect the open and short 
circuit effects of the respective capacitors and inductors. By avoiding automatic topology 
reconfiguration, the implementation of the hierarchical FDA has been greatly simplified On the 
other hand, the use of equivalent resistance to approximate the short and open circuit effects is 
intuitively ineffective as the circuit connection equation is no longer a true representation of the 
circuit topology under DC condition. This intuitive thinking has been justified by the student’s 
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Figure 7.1.2-1 First circuit simulated by the project student
Most of the resulting testee percentage errors for the nine testable test cycles were significantly 
larger than zero instead of near to zero. When the capacitors in the netlist were replaced with 
100MQ resistors (Ci and C2 becomes RF and Rc respectively) before the program was re­
applied to the fault free circuit, the resulting testee percentage errors were all close to zero
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except in a few cases. The values in these exceptions are between 1% and 4% and in one case 
is 8.462%.
A circuit block enclosed in dotted line is a hierarchical component 
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Four test points were chosen in both cases: iR3, iRo. vR3, iCi for the former case and 
iR4, iRi, vRf, iRF for the latter case. The circuit in both cases are the same to the diagnosis 
program as the program replaces the capacitors with 100 MQ resistors under DC condition. 
However, the differences lie in the values of the common test point (iCi and iRp) and the 3 
different test points input to the program, and the tree used in both cases. Different trees are 
used for the former and latter cases as capacitors are more likely to be on the tree than resistors 
are (Chapter 3). The simulator, MICROCAP IV, used for the simulation, will give different 
values of the common test point for the two cases. The reasons for the few above-zero error 
percentages in the latter case are due to the rounding up errors on the values of the test points 
and probably the fact that the extreme component values (100MQ) have exacerbated the 
rounding up errors during matrix operations performed by the program. As the diagnosis 
results of the latter case are as expected for a fault free circuit, the simulated values of the test 
points should be correct in both cases. This leads to the conclusion that the reason for the 
expected large testee percentage errors in the former case is due to the different circuit topology 
under DC condition. Thus, the best way to circumvent this problem is to manually remove all 
the components affected by the DC short and open circuit effects from the circuit netlist before 
using the program to do diagnosis.
When the project student asked the author why the testee percentage errors for the 
former case were non-zero, the author actually wrote the netlist file for the circuit in Figure
7.1.2-1 himself for re-running the diagnosis program. Non-zero testee percentage errors were 
also obtained but the percentage values and the tree the program selected were different from 
those of the student’s. The only difference between the author’s and the student’s netlist files 
was the order in which the entries for the capacitors appear in the files. The reason behind this 
netlist dependency of the tree is apparent when the graph of the circuit is examined: both 
capacitors have the same edge weights and there was no rule to prioritize equal weight edges 
within the same component group (Chapter 3). Thus, the rules in Chapter 6.3 have been
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proposed to circumvent the ambiguity brought about by the allocation of the column indices of 
the node incidence matrix to equal weight edges with the same component type.
Prior to the evaluation of the diagnosis results on the faults in the test circuits in Figure
7.1.2-2, it is best to let the reader to have an understanding on the manner these faults were 
introduced into these circuits and how the diagnosis results were obtained with these faults: in 
order for the same circuits to be tested with the transient response technique[93], these test 
circuits were physically built on breadboard. The measured values of the components on the 
physical test circuits were then used to construct the netlist files (Appendix II) for the diagnosis 
program. Flat and hierarchical netlist files were written for each of the test circuits 1, 2 and 3 
(Test circuit 4 has only a hierarchical netlist). In the case of a hierarchical netlist, the 
hierarchical component (Ti in the case of the test circuits 1, 2 and 3) is the circuit block 
enclosed by the dotted line in each test circuit. The component transfer matrices for the 
hierarchical components in the test circuits 1, 2 and 3 were obtained with the respective 
measured component values and the formula listed in Figure 6.7-1. For test circuit 4, the 
methods to derive the component transfer matrix of the BJT has been explained in [92].
Each netlist file would be an input to the diagnosis program regardless of whether the 
corresponding test circuit is faulty or fault free. The differences between the inputs to the 
program for faulty and fault free circuits would be the values of the test points which were 
obtained from simulations of the faulty and fault free circuits respectively.
Before any fault was introduced into a test circuit, the transient response 
equipment[92] was used to get the auto-correlation on the gold standard data for the test 
circuit, and a simulation was performed on the test circuit to provide the values for the test 
point inputs to the diagnosis program. The auto-correlation would be needed for comparison 
with the cross-correlation obtained from the test circuit after a fault had been introduced, 
whereas the fault free simulation would enable the verification of all-zero/near-zero testee
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percentage errors for all testable test cycles so that the program could be used to diagnose 
faults in the test circuit
A fault was injected into a test circuit by replacing a component with another one of 
which its measured value is closest to the faulty component value. This new faulty circuit 
would then be tested by the transient response equipment[92] to get its characteristic cross- 
correlation whereas the measured value of the replacing (faulty) component would be used in a 
re-simulation to yield the test point values for the faulty test circuit. There would be two sets of 
test point values for the test circuit with flat and hierarchical netlist files although some of the 
test points in the two sets might be the same.
The project student attempted diagnosis for all the faults listed in Figure 7.1.2-2 with 
the flat netlist files describing the test circuits 1, 2 and 3 to the diagnosis program. In addition, 
he tried to diagnose all the short (s/c) and open circuit (o/c) faults listed in the same figure with 
the hierarchical netlist files as inputs to the program. Entries for the hierarchical component 
transfer matrices and the simulated test point values were kept to six significant figures for all 
cases. Below is a brief summary of, and the author’s evaluation on, the diagnosis results which 
appear as tables of testee percentage errors versus testable test cycles in his report[92]:
• Diagnosis results for fault free circuits
The testee percentage errors in all testable test cycles for the test circuits 1, 2 and 3 
in flat netlist description were all less than 0.01%. When the hierarchical netlist format was 
used, some of the testee percentage errors increased slightly but they were still less than 
0.1% except in one test cycle of test circuit 2. In this particular test cycle, the percentage 
error on the testee RF was 24.72%. The main reason is that the impedance of the capacitor 
Ci becomes so low at the 10 KHz test frequency that nodes 2 and 3 are nearly short circuit. 
This reason is testified by the fact that the percentage error on RF falls to less than 0.1% 
when the capacitance of Ci is reduced to 5.4 nF.
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These results showed that the fault free simulations on the test circuits 1, 2 and 3 
were done correctly so that further fault simulation results on the test circuits could be used 
to test the effectiveness of the diagnosis program. The slight increase in some of the testee 
percentage errors with the hierarchical netlist description is attributed to the rounding up 
errors in computing the hierarchical component transfer matrices. These rounding up 
errors, together with the nearly short circuit connection made by Ci in test circuit 2, 
manifest themselves as a large percentage error on RF. Therefore, no evaluation is made on 
the diagnosis results of test circuit 2 with the hierarchical netlist format
As for test circuit 4, its testee percentage errors were all significantly larger than 0 
mainly due to the difficulty in establishing the correct component transfer matrix (in the 
form of an admittance matrix) for the BJT Qi[92]: the project student used the transistor 
parameters (v^v,*, ib and ic) MICROCAP IV provided to calculate the small signal h 
parameters (formulae exist to convert the h parameters to the entries in the required 
admittance matrix) before attempting to derive the admittance matrix with measurements 
by short-circuiting the base-emitter and collector-emitter terminals. (Alternative 
measurements required to derive the h parameters of a BJT are detailed in Sedra[94]) 
Deriving the admittance matrix with measurement data is the correct approach as, although 
the testee percentage errors resulting from this method are still larger than 0, they are 
comparatively smaller than those errors obtained from using the typical transistor 
parameters MICROCAP IV provided Measurement accuracy plays a crucial part in 
deriving the correct transistor admittance matrix as it is impossible to have accurate matrix 
entries while the measurements are made with an oscilloscope without digital readout (only 
crude measurement is possible as the accuracy is limited by the divisions on the x and y 
axes on the scope display, and the scales these axes represent). Even if the correct 
admittance matrix is derived, the default parameters MICROCAP IV used in a simulation 
to obtain the test point values may have to be adjusted to achieve satisfactory testee
Page-133-
r h n p ta r  7  H ffe r t iv e -o * *  n  f  th *  H i jm r r in V / i /  F D A  7  I  y ;« g f«  F m il t  r t in g n n t i t  ( M m J  P m jir f t \
percentage errors. On the other hand, it is not known how sensitive the FDA is to a change 
in measurement accuracy. This aspect is explored in Chapter 7.1.6.
Due to the situation described in the aforementioned paragraph, the project student 
did not use test circuit 4 to test the diagnosis program and all other test circuits discussed 
in the rest of Chapter 7 do not include transistors as separate circuit components.
• Diagnosis results for faulty circuits
The diagnosis results of the test circuits 1, 2 and 3 for the faults listed in Figure
7.1.2-2 are summarised in Table 7.1.2-1.
Flat Netlist Description Hierarchical Netlist Description
Soft Faults O/C Faults S/C Faults O/C Faults S/C Faults
Test Circuit 1 Diagnosed No
diagnosis 
on the fault 
on R 3 but 





Ti is diagnosed 
faulty when R3 
is removed, 
when R i is 










Test Circuit 3 Diagnosed Diagnosed No
diagnosis
Ti is diagnosed 
faulty when C2 
is removed, 
when Ci is 





Table 7.1.2-1 Summary of diagnosis results for the student project
The results recorded in Table 7.1.2-1 have reinforced one of the conclusions of 
Chapter 7.1.1 that the diagnosis program can diagnose parameter faults in non-hierarchical 
circuits. When hard faults are present in a circuit, intuition suggests that these faults will 
be diagnosable with the FDA only if they occur deep within hierarchical components. If 
these faults, in particular short circuit faults, occur in a flat circuit or in the boundary 
between a hierarchical component and the CUT, circuit topology will be changed and 
therefore the FDA will not always diagnose these faults. The more the circuit topology is
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affected by the hard faults, the more likely that the diagnosis results of the FDA is 
misleading instead of just non-diagnosis of the faults.
This intuitive conclusion has been partially proven by the diagnosis results for 
open circuit faults in the test circuits with flat and hierarchical netlist description: in the flat 
netlist cases, the change in circuit topology effected by the open circuit faults either 
misleads the program to diagnose good components as faulty, or results in the program not 
always diagnosing the faults. Whereas in the hierarchical netlist cases, diagnosis of the 
open circuit faults are not always guaranteed as the faults occur on the boundary of the 
hierarchical component and there are only two testable test cycles available for the FDA to 
do the diagnosis.
There is no diagnosis for all the short circuit faults on the test circuits and one 
open circuit fault on test circuit 1, as many of the testee percentage errors calculated by the 
diagnosis program are not numbers which can be represented by the precision of the 
workstation. These non-numbers, denoted by INF (infinity) and NAN (not a number), are 
the results of two program design errors which were not noticed when the program was 
given to the project student. The number INF is a “divide by zero” error which results 
whenever an element of 6 2 (Figure 7-2) is zero. This has been circumvented by replacing 
any zero element of fi2, which can be either a current or voltage quantity, with a 
predefined tiny value of current or voltage before the division is performed The cause for 
the NAN error is less obvious than the INF error: It had been traced back to the function 
which performs the LU decomposition[87] of a matrix. An essential step of this 
decompositon is to use the diagonal elements of an intermediate matrix as denominators in 
divisions. If any of the diagonal elements is zero, the matrix will not be LU decomposable 
which implies that it is singular. For a near singular matrix, these diagonal elements are 
very minute numbers close to zero, which cause huge numeric errors in the subsequent 
matrix inversioa This problem has been addressed by imposing a check on these diagonal
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elements so that the matrix is considered singular if any diagonal element is less than a 
predefined tiny quantity.
After reviewing the diagnosis results for the test circuits in this and the previous 
sections, the ability of the FDA to diagnose single parameter deviation faults in a non- 
hierarchical circuit has been proven whereas the major advantages of having hierarchical 
components in a circuit are only partially demonstrated. These advantages are diagnosis of 
hard faults entirely buried in a hierarchical component and the reduction in circuit 
complexity, which leads to saving in the computing resources needed to perform the fault 
diagnosis. The test circuits in this section have shown that the FDA is unable to give 
reliable diagnosis results on open circuit faults in a flat circuit, and it is also incapable of 
diagnosing such open circuit faults which are not completely embedded in a hierarchical 
component. However, the diagnosis results of the FDA in the hierarchical case is more 
reliable than those in the flat circuit as there are no misleading results. Nevertheless, 
instead of disproving the intuitive conclusions made previously on the locations of hard 
faults which the FDA cannot diagnose, these results have reinforced these conclusions. The 
diagnosis of hard faults within a hierarchical component is explored further with the 
passive network in Chapter 7.1.3, which together with the filter circuit in Chapter 7.1.4, 
again demonstrate the advantage of reduced circuit complexity with the hierarchical 
approach. Although the reduction in circuit complexity of these test circuits is not large 
(from a 7 edge to a 6 edge graph), these results have also reminded us of the price to pay 
for the complexity reduction: The fact that the ratio of the number of testable test cycles to 
the number of possible test cycles decreases from 9/15 in the flat netlist case to 2/4 in the 
hierarchical netlist case, means that a hierarchical circuit is less testable than its non- 
hierarchical counterpart. This deterioration in circuit testability depends on the level of 
hierarchical abstraction adopted for a CUT. Generally speaking, the higher the level of 
hierarchical abstraction is, the more severe this deterioration in circuit testability will be.
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7.1.3. Second Test Circuit
The effectiveness of the FDA in diagnosing both hard and soft faults in a hierarchical
circuit is investigated in this section with the test circuit in Figure 7.1.3-1, whose graph 
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F igure 7.1.3-2 F la t C ircuit G raph o f  the P assive N etw ork
It is clear that there are many ways to lump components of this test circuit into hierarchical 
components. Two of the possible combinations of hierarchical components, which make use of 
the formulae for the component transfer matrices listed in Figures 6.1-1 and 6.7-1, are shown 
by enclosing the blocks of components of the test circuit with a dotted line. These combinations 
are one 4-edge and 2-edge hierarchical components (T4 and T2 3), or three 2-edge hierarchical 
components (T2 1, T2 2 and T2 3). The circuit realizations and graph representations 
corresponding to these combinations are depicted in Figures 7.1.3-3, 7.1.3-4, 7.1.3-5 and
7.1.3-6. Given these different hierarchical descriptions of the same test circuit, the immediate 
question needing to be answered is: which hierarchical description should be adopted for the 
investigations of soft and hard faults in the test circuit? A re-interpretation of this question is: 
which description is more efficient for fault diagnosis?
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Figure 7.1.3-3 Realization of the Passive Network as Hierarchical Circuit 1
1,
T2_3.J4_l
Figure 7.1.3-4 Graph of Hierarchical Circuit 1
T2_2 T2_3
Figure 7.1.3-5 Realization of the Passive Network as Hierarchical Circuit 2
T 2 .3 J
Figure 7.1.3-6 Graph of Hierarchical Circuit 2
It is intuitively true that the less the number of test cycles and test points required for the FDA 
to yield the diagnosis results of the test circuit in a particular circuit realization, the more 
efficient such a circuit realization is compared with other realizations of the same circuit in
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diagnosing faults. In addition, the intuitive criterion, the number of test cycles required, takes 
priority over the other criterion, the number of required test points, should there be a conflict 
between them. Thus, these questions have been answered by applying the diagnosis program to 
the different realizations, including the non-hierarchical realization, of the test circuit under 
fault free conditions, to see which realization requires the least number of test cycles and test 
points to diagnose the fault free conditions. The required test point values were obtained with 
the simulator MICROCAP IV and are listed in Appendix





Number of Test 
Cycles needed for 
diagnosis of the fault
Hierarchical Circuit 1, 
(14,10)2
7 1716 5,(3/5)!
Hierarchical Circuit 2, 
(15,12)2
8 3003 97, (13/97)1
Flat Circuit, (18,18)2 11 12376 248, (48/248)1
Ratio of die number of testable test cycles to the number of total test cycles performed, 
dumber of edges in the circuit graph, number of components in the circuit.
Table 7.1.3-1 Comparison on the FDA Efficiency of Different Realizations of the Passive Network
From the comparison shown in Table 7.1.3-1, it is obvious that the test circuit should be 
realized as hierarchical circuit 1, which employs the hierarchical components T4 and T23, for 
benchmarking the effectiveness of the FDA in diagnosing soft and hard faults. The fact that 
there are always untestable test cycles in the total test cycles performed for all different circuit 
realizations (note1 of the table), has proved that the original ST Algorithm (Chapter 5,1) will 
not always converge without the ability to generate an arbitrary component partition which 
must not repeat the partitions already used for all previous test cycles. Table 7.1.3-1 also 
demonstrates the reduction in circuit complexity in terms of the number of components and 
graph edges, and the number of possible component partitions for the hierarchical circuits, as 
compared to those of the flat circuit. Due to the hierarchical rule explained in Chapter 6.5, the 
number of possible component partitions equals the number of possible test cycles only when a 
circuit is non-hierarchical. In the case of a hierarchical circuit, the number of possible 
partitions is a lot larger than the possible number of test cycles. Both the possible number of
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test cycles and the total number of testable test cycles can be counted with the diagnosis 
program running in the openLoop mode (Appendix IV), but it is impractical to do it except for 
very simple circuits. Therefore, no attempt has been made to justify again the statement, “a 
hierarchical circuit is less testable than its non-hierarchical counterpart”, made in the previous 
section with this test circuit.
Having chosen the hierarchical description for the test circuit, parameter deviation 
faults of +5%, -5%, +50% and -50% on three components in the test circuit were simulated to 
obtain the test point values required for the diagnosis program. These faults were all correctly 
diagnosed and their diagnosis results are summarized in Table 7.1.3-2.




Percentage Deviation of 
Component Values/%
Number of Test Cycles 
needed for diagnosis of 
the fault
Faulty Component or 
Edges
Ro, 1% +5, -5, +50, -50 7. (4/7V Ro
R2, 1% +5,-5 5, (3/5)1 T4 3, T4 4
R2, 1% +50, -50 5, (3/5)1 T4 1, T4 2, T4 3, T4 4
R14, 0.2% +5, -5 4, (3/4)' T2 3 1 , T 2 3 2
Ri4, 1% +50, -50 4, (3/4)' T23 i,T232
'Ratio of the number of testable test cycles to the number of total test cycles performed.
Table 7.1.3-2 Diagnosis Results for Soft Faults in the Passive Network
Three salient features can also be observed from the diagnosis results in Table 7.1.3-2. One of 
these features is typical of the fault diagnosis process of the FDA whereas the other two 
features are characteristic of a hierarchical component. Concerning the diagnosis process, the 
different number of test cycles needed to diagnose the faults have indicated that the FDA does 
not always take the same route (i.e. use the same set of component partitions) to converge for 
different faults. However, if the soft faults occur on the same component or constituent element 
of a hierarchical component, the route taken by the FDA to diagnose the faults will be usually 
the same. Considering the diagnosis results for the soft faults on the constituent element (R2) of 
T4, different deviations from the component value manifest themselves as different sets of 
faulty constituent edges of T4. This implies that a single fault on any constituent element of a 
hierarchical component can manifest itself as any number of constituent edges of the 
hierarchical component being faulty. When there is more than one fault in the hierarchical
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component, the manifestation of faults will also appear as any number of constituent edges of 
the hierarchical component being faulty. Therefore, the FDA can only diagnose whether a 
hierarchical component is faulty, it cannot distinguish between a single fault and multiple faults 
inside the hierarchical component. This has confirmed the sacrifice made on the depth of 
diagnosability (Chapter 6.8) for the use of hierarchical approach. Lastly, it can be told from the 
different decision threshold values needed to diagnose the faults in Table 7.1.3-2 that the 
hierarchical component T4 has a much lower fault tolerance than that of T2_3. The higher the 
fault tolerance of a hierarchical component, the lower the decision threshold must be set to 
detect faults within the hierarchical component. A high fault tolerance component such as T2_3, 
has only small percentage deviations on most of its characteristic voltages and currents. This is 
why it needs a 0.2% decision threshold to diagnose 5% component deviation faults on Ri4.
Having proven the ability of the FDA to diagnose soft faults, hard faults in the test 
circuit were exhaustively simulated to provide the test point values for the diagnosis program. 
A 1% decision threshold value was used for the subsequently diagnosis and the results are 
summarized in Table 7.1.3-3. These results have shown that the FDA can successfully 
diagnose all the hard faults apart from a few short circuit faults. Although all the hard faults 
occur on the boundary between the hierarchical components and the test circuit (Figures 7.1.3- 
1 to 7.1.3-4), the topology of the test circuit at the hierarchical level as seen by the FDA is not 
affected by the open circuit faults. Hence, all open circuit faults are diagnosed. On the other 
hand, each short circuit fault changes the topology of the test circuit to a varying degree so that 
the connection equation, which represents the topology at the hierarchical level (Figure 7.1.3- 
3), no longer truly represent the changed topology. This mismatch between the topology 
perceived by the FDA and the actual topology effected by the short circuit fault, can sometimes 
lead to incorrect or misleading diagnosis results as reported in Table 7.1.3-3. Whether the FDA 
will give correct diagnosis results for a short circuit fault which affects the circuit topology is 
impossible to predict as this also depends on other inputs to the diagnosis program. For
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example, when the program was re-run on the test circuit with a short circuit fault on Rn using 
the Heuristic instead of the Exact decision algorithm (Chapter 6.6), the diagnosis results






Number of Test Cycles 
needed for diagnosis of 
the fault
Faulty Component or Edges
r2, o /c Correct 5, (3/5)1 T4 1, T4 2, T4 3, T4 4
r2, s/c Correct 5, (3/5)1 T4 1, T4 2, T4 3, T4 4
70 o n Correct 5, (3/5)1 T4 1, T4 2, T4 3, T4 4
r 7, s/c Misleading 5, (3/5)1 T4 1,T4 2, T4 3, T4 4 , R l , (T2 3 1, T2 3 2) 2
r 8, o/c Correct 5, (3/5)1 T4 1, T4 2, T4 3, T4 4
R8, S/C Correct 5, (3/5)1 T4 1, T4 2, T4 3 , T4 4
r9, o/c Correct 5, (3/5)1 T4 1, T4 2, T4 3, T4 4
r9, s/c Correct 5, (3/5)1 T4 1, T4 2, T4 3, T4 4
Rio, O/C Correct 5, (3/5)1 T4 1, T4 2, T4 3 , T4 4
Rio, S/C Misleading 5, (3/5)1 T4 1, T4 2, T4 3, T4 4 , Rl, (T2 3 1, T2 3 2 )2
Rn, O/C Correct 5, (3/5)1 T4 3, T4 4
Rn, S/C Correct 5, (3/5)1 T4 3 , T4 4
Ri2, O/C Correct 5, (3/5)1 T4 l ,  T4 2 , T4 3 , T4 4
Ri2, s/c Correct 5, (3/5)1 T4 1, T4 2, T4 3 , T4 4
Rn, o /c Correa 4, (3/4)1 T2 3 1, T2 3 2
r 13, s/c Correct 4, (3/4)1 T2 3 1, T2 3 2
Ri4, O/C Correct 4, (3/4)1 T2 3 1, T2 3 2
Rl4, S/C Misleading 5, (3/5)1 T4 i, T4 2, T4 3, T4 4 , Rl, (T2 3 i, T2 3 2)2
Ris, O/c Correct 4, (3/4)1 T2 3 1, T2 3 2
Ris, S/c Incorrect 4, (3/4)1 (T2 3 1, T2 3 2 )2
'Ratio of the number of testable test cycles to the number of total test cycles performed.
2Edges or component which were diagnosed as faulty in the last test cycle but were diagnosed as fault free in 
previous test cycles.
Table 7.1.3-3 Diagnosis Results for Hard Faults in the Passive Network
Additionally, these diagnosis results have again reinforced the fault manifestation feature of a 
hierarchical component made previously in the case of soft faults: all hard faults except the 
faults on Rn result in all constituent edges of T4 being diagnosed faulty.
This section has complemented the insufficient proof provided by the diagnosis results 
in the previous two sections for the effectiveness of the FDA to diagnose faults in a hierarchical 
circuit. In view of the diagnosis results for soft faults, the ability of the FDA to diagnose single 
parameter deviation faults in a hierarchical circuit has been proved beyond doubt. In addition, 
these diagnosis results have also revealed that different hierarchical components have different 
fault tolerances and a fault within a hierarchical component can manifest itself as any number
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of the constituent edges of the hierarchical component being faulty. Fault tolerance affects the 
value of the decision threshold needed to diagnose faults within a hierarchical component. A 
low decision threshold is required to detect faults in a hierarchical component with high fault 
tolerance. The implication of fault manifestation in a hierarchical component is that the FDA 
can only diagnose the hierarchical component as faulty and will not know how many faults the 
hierarchical component has. Apart from the revelation of these two characteristics of a 
hierarchical component, these diagnosis results have confirmed that the FDA does not always 
use the same set of component partitions to perform diagnosis for different faults.
As for the evaluation of the diagnosis results for hard faults, they have consolidated the 
intuitive conclusions made in the previous section that the FDA will not always diagnose these 
faults, in particular short circuit faults, if these faults affect the circuit topology at the 
hierarchical level. These topology-changing faults are, without exception, not entirely buried in 
a hierarchical component. However, faults which are not completely embedded in a hierarchical 
component are not necessarily topology-changing. This is why all the open circuit faults in the 
test circuit were correctly diagnosed despite the fact that they are not totally enclosed by the 
hierarchical components. Open circuit faults are, by their very nature, less prone to make 
changes in the circuit topology than short circuit faults.
The issue of choosing a suitable circuit realization from different available hierarchical 
realizations of a circuit for fault diagnosis has also been addressed, by considering their 
diagnosis efficiency in terms of the required number of test cycles for the FDA to converge and 
the number of selected test points for each realization under fault free conditions. However, 
structural decomposition of a practical analogue circuit[95] into hierarchical building blocks 
demands a radically different approach and is out of the scope of this research work. 
Nevertheless, these different circuit realizations demonstrate again the reduction in circuit 
complexity with the hierarchical approach in terms of the number of components and graph 
edges, and the number of possible component partitions. Their diagnosis results together with
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the diagnosis results for the non-hierarchical realization under fault free conditions have also 
justified the additional capability of the FDA to generate an arbitrary component partition 
which does not repeat those partitions already used in previous test cycles. This added 
capability is crucial for the convergence of the FDA as not every test cycle has a testable 
component partition (Figure 5-2).
As the test circuits chosen to date are made up of trivial circuits, the test circuit 
adopted in this section is a band pass filter circuit with many practical applications. One such 
application is in automotive electronics for the detection of engine knock[96]. Integrated circuit 
realization of such a circuit is usually in the form of a switched capacitor filter due to the more 
precise control on capacitor values than that can be achieved with resistor values. However, the 
FDA cannot diagnose faults in switch capacitor circuits as the conventional circuit graph only 
conveys voltage/current information instead of the voltage/charge information inherent in such 
circuits. Therefore, a time continuous, instead of a switched capacitor, implementation of the 
band pass filter shown in Figure 7.1.4-1 [97] is used
Figure 7.1.4-1 Band Pass Filter Circuit
This filter has been designed with a centre frequency around 35KHz and the attenuation is 0.8 
of the signal magnitude at the frequencies 25KHz and 55KHz. The opamps TbFiu and TbRi2 are 
represented as 3 edge and 2 edge hierarchical components respectively in the circuit graph in 
Figure 7.1.4-2. Their component transfer matrices assume the forms explained in Chapter 6.1 
and are rewritten with the notation in Figure 7.1.4-1 for clarity:
7.1.4. Third Test Circuit
C21
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Figure 7.1.4-2 Graph Representation of the band pass filter
These matrices result from the assumptions that both opamps have the same open loop gain, 
Av, and they do not draw any leakage current at their input nodes. MICROCAP IV was 
initially used to obtain the required test point values for the filter circuit under fault free 
conditions but the simulation results were shown to be inaccurate by non-zero testee percentage 
errors. This inaccuracy was traced back to the voltage controlled source model MICROCAP 
IV used and hence, is inherent in this simulator. As an alternative, a simulator routine was 
written in the symbolic simulation package, MAPLE V, to obtain the values of the required test 
points which are listed in Appendix in.
Soft faults such as the usual component deviations, deviation on the open loop gain of 
and the presence of leakage currents in the opamps were simulated and tested with the 
following global settings:
Magnitude and Frequency of VIn: IV and 50KHz Av: 1000
MAPLE Simulation Accuracy: 10 digits
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Test points selected: i-rbFiujs iR22, vR23, VR21 and vr24 Decision Threshold: 1%
The diagnosis results obtained are summarized in Table 7.1.4-1.
Diagnosis
Results






No Fault Fault Free 30 None None
R2i+10% Fault Not 
Diagnosed1
Exhaust All None R 21
r 22+ io% Fault Diagnosed 20 R 22 None
R23+10% Fault Not 
Diagnosed1
Exhaust All None R 23
R24+10% Fault Diagnosed 19 R 24 None
R25+10% Fault Diagnosed 19 R 25 None
r l+ io% Fault Diagnosed 19 Rl None
C21+10% Fault Diagnosed 69 c 21 None
C22+10% Fault Diagnosed 20 c 22 None
GainofTbFm
+10%
Fault Diagnosed 31 TbFill_3 None
Gain of TbF.i2 
+10%
Fault Diagnosed 52 TbFil2_2 None
Leakage current 
at the v+ input 




Exhaust All None R2I » TbF.ll
Leakage current 




Exhaust All None R23 * TbF.ll
Leakage current 





Fault would have been diagnosed if backtracking had been implemented in the diagnosis program 
2Fault would not have been diagnosed even if backtracking had been implemented in the diagnosis program as the
testee partitions including all the ambiguous components are untestable.
3A decision threshold of 0.05% was used
Table 7.1.4-1 Diagnosis Results for Soft Faults in the Filter Circuit
Table 7.1.4-1 has revealed that all but the diagnosis results for the component value 
deviation faults on R2i and R23 are correct. In both the non-diagnosis cases the FDA has 
exhausted all 143 possible test cycles (out of 1287 possible components partitions) without 
converging to a final tester/testee partition in which all testers have been proved fault free by 
previous test cycles. This is why R2i and R^ are tested ambiguous. However, there must be 
some components already tested fault free by all the testable test cycles. If the number of these 
fault free components is more than or equal to the size of the tester group, these fault free
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components will be used to backtrack on the test results for all the previous testable test cycles 
so that the test results of a previous testable test cycle will become reliable if all its testers are 
in the group of components tested fault free by all the testable test cycles. This backtracking 
capability will enable the deviation faults on R2i and R23 to be diagnosed if it is implemented 
into the FDA. Despite the lack of this ability,, the FDA still diagnoses the gain deviation faults 
in the two opamps.
As for the leakage input current faults at the input nodes, v+ and v of TbFlU and v of 
Tbni2 , these were simulated by adding a IMohm resistor at each of the input nodes of the 
opamps in turn in the MAPLE simulator routine. The fault in TbHi2 is diagnosed with its input 
edge TbRi2_i being faulty whereas the faults in TbFin are not diagnosed. In the former case the 
decision threshold has to be reduced to 0.05% to diagnose the fault because of the tiny value of 
the leakage current ([voltage at node 25]xl0'6). In the latter case two ambiguous components 
are diagnosed. One of the ambiguous components is the opamp TbFui and the other is R2i or R23 
for the leakage current fault at nodes 21 and 22 respectively. These faults will not have been 
diagnosed even if backtracking is implemented in the diagnosis program as the testee partition 
including all the ambiguous components are untestable. Thus, the non-diagnosis of the leakage 
current faults in the opamp TbFin is due to the testability of the circuit rather than the 
inefficiency of the FDA.
The different number of required test cycles to diagnose the faults in Table 7.1.4-1 
have again shown that the FDA will not always use the same set of component partitions to 
converge to diagnosis results for different faults. Concerning the issue of reduction in circuit 
complexity, the test circuit at the transistor level of description has 35 components and 61 
graph edges with the CMOS opamp in [95] having 13 transistors which are represented as two 
edge hierarchical components. These large number of components and graph edges are reduced 
to 11 components and 14 graph edges at the opamp level of descriptioa This means that the
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dimensions of the Lu matrix is reduced from 60x60 to 13x13. Thus, the saving in computing 
resources in doing the fault diagnosis at the hierarchical level is substantial.
This section has used a practical band pass filter circuit at the opamp level of 
description to test the efficiency of the FDA in diagnosing single parameter deviation faults 
which include opamp faults such as gain deviation and the presence of leakage currents, as well 
as the conventional component value deviation faults. It can be told from the diagnosis results 
that the FDA is efficient in diagnosing most soft faults in the test circuit provided the precision 
of the test points is high and there is no tolerance in all the good components. In the cases in 
which the FDA results in diagnosing a set of ambiguous components, this ambiguity set will 
usually be resolved if the backtracking enhancement is implemented into the FDA. However, 
even with the backtracking enhancement implemented, there will be cases of an unresolved 
ambiguity set due to the testability of the test circuit. These diagnosis results have again 
demonstrated that the FDA will not always use the same set of component partitions to 
converge to diagnosis results for different faults.
Moreover, the use of the opamp level of description for the test circuit is another rigid 
demonstration of reduced circuit complexity, which is a direct consequence of the use of the 
hierarchical approach. In addition, a practical circuit will not always result in its circuit 
component transfer matrix being block diagonal, hence the criterion for a testable component 
partition is the existence of the inverse of Q instead of Qv (Chapter 5.2) for a hierarchical 
circuit. This fact has been shown by examining the diagnosis results, which indicate that the 
existence of the inverse of Q' does not always guarantee the invertibility of Q, for the faults in 
the test circuit
7.1.5. Parameter Deviations around the Decision Threshold
In the real world, there are always tolerances on the values of components. In-tolerance
components are not considered as faulty but out-of-tolerance components are. It is therefore 
importance that the FDA diagnoses in-tolerance and out-of-tolerance components as fault free 
and faulty respectively with the decision threshold set to the value of the accepted tolerance.
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This section uses test circuits two and three in the previous sections to investigate the efficiency 
of the FDA in diagnosing parameter deviation faults around the decision threshold of 1%. The
diagnosis results are summarized in Tables 7.1.5-1 and 7.1.5-2.
Soft Faults Diagnosis Results Number of Test 
Cycles needed
Faulty Component or 
Edges
Ro+1.1% Fault Diagnosed 7 Ro
Ro-0.1% Fault Free 5 None
R2+l.l% Fault Free 5 None
R2-0.9% Fault Free 5 None
^14+0.21% Fault Free 5 None
^14-0.19% Fault Free 5 None
R4+l.l% Fault Diagnosed 3 Ra
R4-0.9% Fault Free 5 None
1A decision threshold of 0.2% is used instead of 1% because of the high fault tolerance of the 
component T2_3.
Table 7.1.5-1 Diagnosis Results for Parameter Deviations around the Decision Threshold for 
Network




R^+l.5% Fault Diagnosed 30 R25
R^+l.1% Fault Diagnosed 30 R25
R^-0.1% Fault Free 30 None
C2i+l.l% Fault Diagnosed 69 C2i
C2i -0.9% Fault Free 30 None
Gain of T b R n  
+1.1%
Fault Diagnosed 31 T bF ill_3
Gain of T b R u  
-0.9%
Misleading 30 R25
Table 7.1.5-2 Diagnosis Results for Parameter Deviations around the Decision Threshold for the Band Pass 
Filter
It is clear from the diagnosis results in the above tables that the FDA will diagnose faults with 
parameter deviations just larger than the decision threshold if the fault is in a non-hierarchical 
component such as Ro, R4, R25 and C2i. However, the FDA may not diagnose faults with 
parameter deviations just larger than the decision threshold if the fault is in a hierarchical 
component. This is because the diagnosability of the fault depends on how it manifests itself on 
the constituent edges of the hierarchical component. In the case of T4, a 1.1% deviation on the 
component value of R2 results in the maximum percentage error of its edges being just below 
the 1% threshold In the case of T23, a 0.21% deviation on the component value of Rw results 
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threshold due to the high fault tolerance of T23. These are the reasons why these two faults are 
not diagnosed.
In addition, the FDA diagnoses the test circuits as fault free for all but one case of the 
soft faults which have parameter deviations below the decision threshold. There are two 
scenarios for the FDA to give fault free diagnosis results. In scenario 1, the edges affected by 
the below threshold deviation fault are in the testee partition in the last test cycle with all testers 
being proved good by previous test cycles. As the error percentages on these affected edges are 
all less than the decision threshold, the FDA does not diagnose any fault in the test circuit. 
Examples are the below threshold deviation faults in R25 and C21. The rest of the below 
threshold deviation faults are examples of scenario 2, which has the edges affected by the 
below threshold deviation fault in the tester partition in the last test cycle. The percentage 
errors of the testee partition in this last reliable test cycle would be non-zero due to the presence 
of these affected edges in the tester partition. If these non-zero percentage errors are all less 
than the decision threshold, the FDA will again not diagnose any fault in the test circuit.
The change in gain of the opamp TbRu will only affect its output voltage which is 
represented as the output edge T bRii_3. Therefore, the gain change fault will manifest itself as an 
above zero percentage error for TbRn 3 whenever it is in a testee partition. The faulty edge is in 
the testee partition in test cycle 17 and was tested good after this test cycle. Then, this faulty 
edge is in the tester partition of test cycles 26 and 30. In test cycle 26, the testee percentage 
errors deviates slightly from zero: iR2i: 0.0009% vC2i: 0.0012% iR^: 0.0012% vR22:0.0018% 
iR23: 0.0000%. These small deviations are typical as the voltages and currents of the circuit 
components are not sensitive to a slight change in the gain of the op-amp. However, the 
deviations in test cycle 30 on the testees vR^, VC2i and iR2i are 1.4709%, 0.9028%,0.0574% 
respectively. These values are unreasonably large given the insensitivity of the circuit 
parameters to the slight change in the gain of the opamp. These are not due to simulation
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precision as the same result is obtained from the MAPLE simulation with an increased 
accuracy of 15 digits on the test point values. As a result, R25 is mis-diagnosed as faulty.
This section has aimed to see if the FDA gives satisfactory diagnosis results for 
parameter deviation faults around the accepted tolerance value. Satisfactory diagnosis results 
mean that just out-of-tolerance components are diagnosed as faulty and just in-tolerance 
components are diagnosed as fault free. This statement has been found true for non-hierarchical 
components but it is not always true for hierarchical components. However, if the decision 
threshold is set to a value smaller than the accepted tolerance value and the FDA is modified so 
that it uses the accepted tolerance value instead of the decision threshold to decide which testee 
edges are faulty in the last reliable test cycle, the non-diagnosis on the two just out-of-tolerance 
components, T4 (R2+l.l%)and T2_3 (Ri4+0.21%), and the misleading diagnosis caused by the 
gain-0.9% fault on Tbnii* will be avoided. Of course, different components have different 
values of accepted tolerances in practical circuits. Thus, the future practical version of the 
FDA should allow the user to input local decision thresholds and accepted tolerance values. 
The use of local decision thresholds has already been implemented in the current version of the 
diagnosis program.
7.1.6. Effect of Accuracy of Test Point Values
All the diagnosis results reported in the previous sections have been based on high
accuracy test point values which were simulated with either MICROCAP IV or MAPLE V 
with the precision set at 9 and 10 decimal points respectively. It is hard to have the test points 
values close to this precision in practical measurements. Therefore, the aim of this section is to 
see whether the FDA still gives reliable diagnosis results with reduced accuracy test point 
values. To achieve this aim, the diagnosis program was applied to test circuits 2 and 3 with 
three soft faults which have been correctly diagnosed with high accuracy test point values. The 
diagnosis results for the soft faults in test circuit 2 were obtained with the test points values 
rounded up to 5 and 3 significant figures, and are summarized in Tables 7.1.6-1 and 7.1.6-2
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respectively. Table 7.1.6-3 summarizes the diagnosis results for the soft faults in test circuit 3
obtained with the test point values rounded up to 5 decimal points.
Soft Faults Diagnosis
Results





Are the diagnosis results the 
same as the high accuracy 
case?
R2+5% Correct 5 T4 3, T4 4 Yes
Rh+5% Correct 4 T 2 3 i» T 2 3 2 Yes
Ro+5% Correct 7 Ro Yes









Are the diagnosis results 
the same as the high 
accuracy case?
R2+5% Correct 5 T4 3, T4 4 Yes
Rm+5% Misleading 5 Rl, T2 3 i1 No
Ro+5% Misleading 5 Rl, T2_3_i\
T4 2, T4 3
No
1This component is diagnosed faulty in the last test cycle but is diagnosed good in previous test cycles 
Table 7.1.6-2 Diagnosis Results for Soft Faults at Reduced Simulation Accuracy (3 significant figures) for the 
Passive Network




R25+10% Misleading 19 R25, R l
R24+10% Correct 19 R24
C2i+10% Misleading 52 R l
Table 7.1.6-3 Diagnosis Results for Soft Faults at Reduced Simulation Accuracy (5 digits) for the Band Pass 
Filter
It is clear from the diagnosis results in the above tables that the reliability of the 
diagnosis results of the FDA is extremely sensitive to precision in the test point values. 
Considering the diagnosis results for the soft faults in the passive network, the FDA gives 
reliable diagnosis results for a test point precision of 5 significant figures but the results turn 
unreliable when the accuracy of the test point values reduces further to 3 significant figures. 
Whereas the diagnosis results for the soft faults in the band pass filter become unreliable even 
with the precision of the test point values at 5 decimal places. These results altogether have 
also indicated that the minimum precision of the test point values required for the FDA to yield 
reliable diagnosis results is circuit specific. It is also noticed from the diagnosis results for the 
band pass filter circuit that resistors with large resistance value in general are more sensitive to
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a change in precision in the test point values as even small variations in current cause a large 
change in the voltage across them (e.g. RL). This is why RL is mis-diagnosed as faulty.
A possible approach to reduce the dependency of reliable diagnosis results of the FDA 
on high precision test point values is to apply some sort of normalization on the testee 
percentage errors before they are compared with the decision threshold to yield the pass/fail test 
results in a test cycle.
7.2. Double Fault Diagnosis
In the previous section, fault diagnosis with the FDA under a non-ideal but practical 
situation, moderate precision test point values, has been briefly investigated. Another non-ideal 
but also practical situation is to diagnose out-of-tolerance components as faulty in the presence 
of in-tolerance components. This section looks at this practical situation by narrowing down the 
investigation to the diagnosis of an out-of-tolerance component in the presence of an in­
tolerance component. In addition, the out-of-tolerance and in-tolerance components can be 
either inside a hierarchical component or distinct components at the same hierarchical level. 
The passive network and band pass filter circuits have again been used as test circuits for this 
















5 1 Correct 5 T4_3
R 2+10%,
Rs+1%
5 2 Correct 8 T4 3
R2+10%,
Rg+1%
0.5 1 Correct 5 T4_2* T4_3, T4 4
R2+10%,
Rg+1%
0.5 2 Correct 27 t42, T4_3, t44
Table 7.2-1 Diagnosis Results for Double Faults within a Hierarchical Component for the Passive Network
The diagnosis results in Table 7.2-1 above have provided solid proof for the 
implication of fault manifestation in a hierarchical component. As has already been suggested 
in the conclusions of Chapter 7.1.3, the FDA cannot distinguish multiple faults within a
Page-153-
r U n p t o r  7 n f  tUm P H  A 7 0 fV» „ h U  F/.»h ni/^n/lnc
hierarchical component and it can only diagnose the hierarchical component as faulty. In the 
example shown by the diagnosis results in Table 7.2-1, parameter deviation faults in the 
component values of R2 and R8 result in T4 being diagnosed faulty. The differences in the 
diagnosis results are more edges of T4 being diagnosed faulty as the decision threshold reduces













IU+ 1 0 %,
R<>+1%
5 1 Fault Free 5 None
R4+10%,
Rg+1%
5 2 Misleading 7 Rs> Rt
R4+10%,
Rg+1%
0.5 2 Correct 6 R4 , Rg
Table 7.2-2 Diagnosis Results for Double Faults at the Hierarchical Level for the Passive Network















5 1 Misleading 30 R25* R2l\ C2lX None
5 2 Misleading 63 R24> TbFJ2 1 None
0.5 2 2Incomplete Exhaust All None R24»C22»
TbFil2
1This component is diagnosed faulty in the last test cycle but are diagnosed good in previous test cycles, 
backtracking is not possible as all the testee partitions containing the ambiguity set are not testable. 
Table 7.2-3 Diagnosis Results for Double Faults at the Hierarchical Level for the Band Pass Filter
The diagnosis results in Tables 7.2-2 and 7.2-3 have shown that the FDA will not be 
able to diagnose distinct double faults if the decision threshold is set at the accepted tolerance 
value of 5%. These results are expected as the FDA cannot diagnose faults with parameter 
deviations smaller than the decision threshold In addition, the diagnosis results in this case 
become misleading due to this “tolerance masking” effect on the FDA. However, intuition 
suggests that faults with parameter deviations larger than the decision threshold are diagnosable 
with the FDA. This has been shown by the correct diagnosis of double faults in the passive 
network with a decision threshold of 0.5%. To meet the requirement for the practical situation 
to diagnose the in-tolerance component R« as fault free and the out-of-tolerance component R4 
as faulty, the modification on the FDA suggested in the conclusions of Chapter 7.1.5 is needed
Page-154-
rhnptor 7 F j r ^ h M B p r r  nf th* FHA 7 7 TlnnM* FnwtU fV^jw/ici'r
The non-diagnosis of the distinct double faults in the band pass filter with a decision threshold 
of 0.5% is due to the testability of the circuit, which is also the cause for the non-diagnosis of 
the leakage current faults in the opamps, instead of the fault masking effect on the FDA.
This section has confirmed that double parameter deviation faults in a hierarchical 
component are not distinguishable but they are detectable by the FDA as a single faulty 
hierarchical component. It is thus sensible to assume that multiple faults in a hierarchical 
component are also detectable by the FDA as a single faulty hierarchical component. On the 
other hand, distinct double parameter deviation faults at the hierarchical level will not be 
diagnosable by the FDA if the decision threshold is larger than any one of the parameter 
deviations. However, when the threshold value is less than both the parameter deviations, the 
double faults have been shown to be diagnosable by the FDA. Whether or not double faults will 
be diagnosable by the FDA provided the threshold value is less than both the parameter 
deviations needs further investigation with more test circuits. For practical fault diagnosis, the 
diagnosis results of the FDA will need to be unaffected by the tolerance masking effect (i.e. the 
effect of parameter deviations smaller than the decision threshold), as it is not certain that 
information on minimum parameter deviations can always be made available from tolerance 
modelling of hierarchical components for choosing an appropriate decision threshold value. 
Even if this information is available, the FDA will not converge because all practical 
components have tolerances and hence no fault free testee component will be found for 
component re-partition at the end of a test cycle.
7.3. Conclusions
This section has, through the evaluation of the diagnosis results yielded by the FDA for 
different faults in several test circuits, benchmarked its diagnosis effectiveness and identified 
room for further improvements on the FDA. In addition, these evaluations have highlighted 
some typical features of the FDA and two salient characteristics of a hierarchical component, 
as well as demonstrating the advantages on adopting the hierarchical approach. Moreover, the
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issue of choosing an efficient circuit realization from different available hierarchical 
realizations of a CUT for fault diagnosis is also discussed.
The benchmarking exercise has been started by using the first test circuit to confirm 
that the FDA does not have any inherent numerical errors (Chapter 7.1.1) in its pseudo-circuit 
and tableau equation solvers. Then, under the assumption of prevailing ideal situations, which 
are high precision test point values and zero tolerance in all fault free components, single 
parameter deviation and catastrophic faults have been proved to be, on the whole, diagnosable 
with the FDA. There is cast iron proof from the diagnosis results of the first test circuit and the 
test circuits of the student project, that single soft faults in non-hierarchical circuits are 
diagnosable with the FDA. The diagnosis results of the student project, have also reminded us 
of the incapability of the FDA to diagnose open circuit faults in a flat circuit. For hierarchical 
circuits, the diagnosis results of the passive network and band pass filter circuits have shown 
that the FDA is able to diagnose most single soft faults except in a few cases, which are either 
diagnosable with the backtracking enhancement (Chapter 7.1.4) or non-diagnosable because of 
the testability of the CUT. Testability of a circuit, in terms of the ratio of the number of 
testable test cycles to the number of possible test cycles, has been suggested by the diagnosis 
results of the student project, to deteriorate with the level of hierarchical circuit abstraction. 
However, this deterioration of circuit testability as the circuit abstraction changes from flat to 
hierarchical is the inevitable consequence of the reduced circuit complexity, which has been 
convincingly demonstrated by the band pass filter circuit. Apart from the reduction in circuit 
complexity, which leads to saving in computing resources and is one of the major advantages of 
adopting the hierarchical approach, the other main advantage this approach offers is the 
diagnosis of hard faults entirely embedded in hierarchical components. This point has been 
shown by the negative proof the diagnosis results of the passive network circuit provided: all 
the hard faults in the second test circuit are not completely buried in the two hierarchical 
components. If these faults, in particular the short circuit faults, affect the circuit topology at
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the hierarchical level, they will not always be diagnosable with the FDA. However, hard faults 
which are not completely embedded in a hierarchical component are not necessarily topology- 
changing. This is why all the open circuit faults in the passive network circuit are diagnosable 
despite the fact that they are not totally enclosed by the hierarchical components. Open circuit 
faults are, by their very nature, less liable to make changes in the circuit topology than short 
circuit faults.
It is essential to have satisfactory diagnosis results with the FDA in practical testing of 
integrated circuits. Satisfactory diagnosis results mean that in-tolerance and out-of-tolerance 
components are diagnosed as fault free and faulty respectively. In order to let the FDA 
distinguish between out-of-tolerance and in-tolerance components, common sense suggests that 
the decision threshold is set to the accepted tolerance value. However, the diagnosis results for 
single soft faults with parameter deviations around the decision threshold in the second and 
third test circuits have proved that this intuitive statement is only true for faults not in a 
hierarchical component. To enable the FDA to give satisfactory diagnosis results for single 
parameter deviation faults in a hierarchical component around the accepted tolerance value, the 
decision threshold must be set to a value smaller than the accepted tolerance value and the FDA 
must be modified according to the suggestion made in the conclusions of Chapter 7.1.5.
Having examined the effectiveness of the FDA under the ideal situations, this section 
has re-focused its investigation on the effectiveness of the FDA under non-ideal situations in 
which precision of the test point values in practical measurements is only moderate and there 
are always tolerances in fault free components. The effect of the former non-ideal situation on 
the diagnosis results of the FDA has been investigated by re-running the diagnosis program on 
a few single soft faults in the second and third test circuits with the accuracy of the test point 
values reduced to various degrees. This investigation has found that the reliability of the 
diagnosis results of the FDA is extremely sensitive to the precision in the test point values, and 
the minimum precision of the test point values required for the FDA to yield reliable diagnosis
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results is also circuit specific. This dependency of reliable diagnosis results of the FDA on high 
precision test point values can be reduced by applying some kind of normalization on the testee 
percentage errors before they are compared with the decision threshold to yield the pass/fail test 
results in a test cycle.
As for the latter non-ideal situation, its implication on the FDA is to diagnose out-of - 
tolerance components as faulty in the presence of in-tolerance components. The effect of this 
practical situation on the diagnosis results of the FDA has been looked at by narrowing down 
the investigation to the diagnosis of an out-of-tolerance component in the presence of an in­
tolerance component. Double parameter deviation faults, which correspond to the in-tolerance 
and out-of-tolerance components, in the second and third test circuits were simulated and their 
diagnosis results have led to two conclusions according to whether the double soft faults are in 
a hierarchical component, or are distinct faults at the same hierarchical level. In the former 
case, the double soft faults manifest themselves as a faulty hierarchical component and 
therefore they are detectable but not distinguishable by the FDA. Whereas in the latter case, the 
FDA will not be able to diagnose the double soft faults if the decision threshold is larger than 
any one of the parameter deviations associated with the faults. However, it has been shown in 
one case that the double soft faults are diagnosable by the FDA if the decision threshold is less 
than both the parameter deviations. Although this has inplied that double soft faults are 
diagnosable by the FDA if the decision threshold is less than both the parameter deviations, this 
implication requires justification by the diagnosis results of more test circuits. Moreover, the 
FDA will need to be made insensitive to the tolerance masking effect (i.e. the effect of 
parameter deviations smaller than the decision threshold), as well as to changes in the precision 
of test point values, for it to be useful in practical fault diagnosis, as it is not certain that 
information on minimum parameter deviations can always be made available from tolerance 
modelling of hierarchical components for the selection of an appropriate decision threshold 
value. Even if this information is available, the FDA will not converge because all practical
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components have tolerances and hence no good testee component will be found few the re­
partition of the circuit components at the end of a test cycle.
Apart from assessing the effectiveness of the FDA, the issue of choosing a suitable 
circuit realization from different available hierarchical realizations of a circuit for fault 
diagnosis has also been raised The suitability of the circuit realization chosen is based on 
considering the diagnosis efficiency of all the available circuit realizations in terms of the 
required number of test cycles for the FDA to converge and the number of selected test points 
for each realization under fault free conditions.
The evaluations on the diagnosis results reported in this section have also identified 
some typical features of the FDA and revealed two salient characteristics of a hierarchical 
component. These typical features are: The FDA will not always use the same set of 
component partitions to converge to diagnosis results for different faults and there are always 
untestable test cycles in each diagnosis of a fault with the FDA. This last feature has justified 
the crucial capability of the FDA to enable its convergence by arbitrarily generating a 
component partition which does not repeat those partitions already used in previous test cycles. 
In addition, the fact that a practical circuit, such as the band pass filter in Chapter 7.1.4, will 
not always result in its circuit component transfer matrix being block diagonal, which 
consequence has been observed in the diagnosis results of the filter as the existence of the 
inverse of Qv does not always guarantee the invertibility of Q, has proved the need for the FDA 
to use the existence of the inverse of Q instead of Qv as the criterion for a testable component 
partition of a hierarchical circuit. As few the salient characteristics of a hierarchical component, 
these are fault tolerance which affects the value of the decision threshold, and fault 
manifestation which means a faulty hierarchical component can manifest the fault as any 
number of its constituent edges being faulty. The former characteristic implies that a high fault 
tolerance hierarchical component will need a low decision threshold for the diagnosis of any
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fault in it, whereas the implication of the latter characteristic is that multiple faults within a 
hierarchical component are detectable but not distinguishable by the FDA.
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8. Conclusions and Further Work
This thesis has proposed fault diagnosis algorithms (FDAs), which are based on the
combined formulation of the Self Test (ST) Algorithm[75][76] and Component Connection 
Model (CCM)[77], for linear analogue circuits after explaining test-related issues and 
reviewing the state-of-the-art and development of testing for both analogue and digital logic 
circuits. Before introducing this combined formulation in Chapter 5, it is necessary to let the 
reader have an understanding on how circuit topology is represented as a directed linear 
graph[79] whose many possible partitions of tree and cotree edges are described by matrix 
equations termed connection equations. This is the aim of Chapter 2 which has also 
demonstrated the derivation of the connection equation of an example circuit with two 
alternative methods and a set of tree edge selection rules.
Chapter 3 has addressed the problem of choosing an appropriate tree/cotree edge 
partition from the many available combinations so that the corresponding connection equation 
has high sparsity matrices optimized for efficient computation. These optimized connection 
matrices and their corresponding circuit tree are derived with the Optimal Tree Generation 
(OTG) Procedure[781 which is the subject of Chapter 3.
The Test Point Selection Scheme[78] which is based on the Topology and 
Diagnosability Rules together with either iterative test point compaction or the Supplementary 
Rule, is discussed in Chapter 4 which has also shown how the test point matrices in the 
measurement equation are constructed from the selected test points.
Chapter 5 has built on the topics discussed in the previous chapters to propose a Basic 
FDA for non-hierarchical circuits. The understanding of this algorithm requires the discussion 
of various related issues encompassing the ST Algorithm with the CCM formulation, the 
necessary condition for the existence of the Pseudo Circuit[75], the partition of circuit 
components, inter-matrix and inter-vector row exchanges, and decision algorithms. In addition, 
an analytical expression for the output of the Pseudo Circuit in terms of its input, the
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connection and test point matrices, and the tester partition of the circuit component transfer 
matrix has been derived.
Fault diagnosis of large size circuits with the basic FDA is impractical due to the direct 
proportionality relationship between circuit complexity and the requirement on computing 
resources. Chapter 6 has integrated the hierarchical approach[73][74] with the basic FDA to 
circumvent this problem. With the adoption of the hierarchical approach, the circuit complexity 
as seen by the basic FDA is reduced to make fault diagnosis on large size circuits possible. The 
essence of the hierarchical fault diagnosis is the use of sets of external nodes and 
voltage/current pairs specific to the analogue circuit building blocks each set abstracts, so that 
the demand on computing resources necessary to diagnose faults in a large size circuit 
incorporating such abstractions is reduced to a manageable level. Each circuit block can be at 
any level of circuit description and can encapsulate other abstractions at lower levels. This 
encapsulation process goes on until the lowest discrete component level. For this reason, the 
circuit block is termed a hierarchical component. Chapter 6 has also discussed the changes 
needed to be made on the Basic FDA because of the inclusion of the hierarchical approach. 
Besides the efficient use of computing resources, the hierarchical FDA has also had the 
advantages of improved usability and enhanced efficiency due to the provision of multiple 
circuit testing trees.
Chapter 7 has, through the evaluation of the diagnosis results yielded by the 
Hierarchical FDA for different faults in several test circuits, proved the effectiveness of the 
Hierarchical FDA under ideal conditions, which are high precision test point values and zero 
tolerance in all fault free components. This evaluation has also revealed another major 
advantage of the Hierarchical FDA: the diagnosis of hard fault entirely embedded in 
hierarchical components. In addition, the algorithm will become more effective if the 
backtracking enhancement (Chapter 7.1.4) and the suggestion made in the conclusions of 
Chapter 7.1.5 are implemented. However, the FDA will need to be made insensitive to the
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tolerance masking effect (i.e. the effect of parameter deviations smaller than the decision 
threshold), as well as to changes in the precision of test point values, for it to be useful in 
practical fault diagnosis. The tolerance masking problem may be solvable with a combination 
of multiple test frequencies and statistical techniques making use of the correlation between the 
tolerances and process deviations of parameters. This is currently being investigated by Mr 
Eberhardt at Robert Bosch GmbH.
Apart from these two research areas identified in Chapter 7, the natural continuation to 
the author’s work is to extend the approach in this thesis to deal with non-linear analogue 
circuits as well as mixed analogue and digital circuits. The approaches in [26], [27] and [28] 
are useful in these proposed further works. Another investigation area suggested by the MEng 
project student[92] is to combine the Hierarchical FDA with the Transient Response Technique 
(TRT)[23][35][93]. That is, the Hierarchical FDA is used to provide a set of optimal test 
points for a CUT and then the CUT is tested with the TRT on these test points. The last area 
for further work is to adapt the Hierarchical FDA for testing of high frequency circuits which 
are described by signal flow graph, where the nodes represent the incident and reflected power 
waves and the edges represent the transmission and reflection coefficients. This signal flow 
graph is similar to the circuit graph in a way that the edges in both graphs represent the 
parameters measured for a specific test. Therefore the Hierarchical FDA should be applicable 
to high frequency circuits provided a translation interface from the signal flow graph to the 
circuit graph description is available. Of course, fault models for high frequency effects such as 
mismatched transmission lines are also needed for the decision algorithm.
Although the Hierarchical FDA in its current state of development cannot be used as a 
practical test tool, it can be used as a design tool by providing designers with an optimal set of 
test points to improve the observability of a CUT at a user specified hierarchical level. This is 
indeed the way the C-language implementation of the Hierarchical FDA is being evaluated in 
Bosch at present.
Page-163-
rhnptor- ft rnnrU it'tnn* nnA  F urihar W nrk  . ------------
The work done to date in this research work has achieved the aim set out at the 
beginning of the collaboration between Bosch and the University of Bath in that the diagnosis 
procedure clarifies reachable diagnosis levels by providing a set of test points for maximum 
fault coverage at the prescribed hierarchical level to improve circuit observability. 
Furthermore, it is possible that the Hierarchical FDA will be included in the environment of a 
commercial CAD package developed by OPMAXX Inc. in USA as a diagnostic tool. This 
likely commercial exploitation of the author’s work is still in the discussion stage between 
Bosch and OPMAXX Inc. Besides this likely exploitation, Bosch has the intention to promote 
AMITY[71] and VIRTUS[72] with an interface to the test generation support provided by the 
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Appendix II Input Netlists of Test Circuits
Appendix II: Input Netlists of Test Circuits
Note: the C language representation of 10x is written as lex, i.e. 5000 is written as 5e3 or 
50e2.
First Test Circuit 
5
4
Ri 1 2 500
r 2 2 0 1000
r 3 2 3 500
R4 3 0 500
Vo 1 0 5




Vo 1 0 5
Ro 1 2 100
R i 2 3 1000
r 2 3 4 10000
r 3 4 5 1000
R4 5 6 3.3e3
r 5 6 7 1000
R« 2 7 4.7e3
r 7 2 0 1800
r 8 2 3 2.2e3
r 9 3 0 4700
R io 4 0 3300
R n 4 5 8200
R i2 5 0 6800
R i3 6 0 1800
Rl4 6 7 2200
RlS 7 0 4700
Rl 7 0 1000
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Appendix II Input Netlists of Test Circuits
Netlist for Hierarchical Circuit 1
10
8
Vo 1 0 5
Ro 1 2 100
Ri 2 3 1000
r 3 4 5 1000
R4 5 6 3.3e3
Rs 6 7 1000
R« 2 7 4.7e3










Rl 7 0 1000
Netlist for Hierarchical Circuit 2
12
8
Vo 1 0 5
Ro 1 2 100
Ri 2 3 1000
r 2 3 4 10000
r 3 4 5 1000
R4 5 6 3.3e3
R 5 6 7 1000
R6 2 7 4.7e3












Rl 7 0 1000
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Appendix II Input Netlists of Test Circuits
Third Test Circuit (Band Pass Filter)
11
8
VIn 16 0 50e3
R21 16 21 50e3




C m 21 26 50e-12
C 22 23 24 50e-12
R 24 24 25 50e3
R 25 25 26 50e3




R 22 22 0 50e3
R 23 22 23 50e3
Rl 26 0 le6
Appendix III: Test Point Values obtained from Simulations of Test Circuits 
Simulated Test Point Values for the First Test Circuit
Fault Condition iR^mA vRVmA
Fault Free 2.5 1.25
R!+10% 2.380952 1.190476




R ^ 0 % 3.125 1.5625
Ri+60% 1.923077 0.961538
R r 60% 3.571429 1.785714
R!+80% 1.785714 0.892857
R r 80% 4.166667 2.083333
R!+100% 1.666667 0.833333
r 2+ io% 2.325581 1.27907




R2^ tO% 3.571429 1.071429
R3+10% 2.53012 1.204819






Appendix III Simulated Test Point Values for the Second Test Circuits
Simulated Test Point Values for the Second Test Circuit
Flat circuit under fault free conditions___________________
iRi/mA iRs/mA iR 3/mA il^ m A iRL/mA
0.768728 -0.131481 0.105132 0.038474 0.544975
iR7/mA iRio/mA vR 13/V vR^V vR</V vR JV
2.527878 0.195633 0.413493721 3.781451654 4.005205508 0.105132002
Hierarchical circuit 1 under fault free conditions
vT42/V vT43/V iT4 i/mA iT2 3 2/mA iT4 4/mA \RJW
3.781452 0.64559 2.877301 0.175715 0.066658 4.005206 0.126964
vT4 2 —V3, VT4 3—V4 , iT4 i - iR 0-iRi-iR6, iT 2_3_2—iRg+iRs-iRi,, iT4_4—iR 3-iR4
Hierarchical circuit 2 under fault free conditions
vT2 3 i/V vT2 1 2/V iRVmA iT 2 1 i/mA iT2 3 2/mA iT2 2 i/mA vR JV VR3/V
0.413494 3.781452 0.038474 2.877301 0.175715 0.208454 4.005206 0.105132
vT2_3_i=V6 , VT2 1 2-V3, iT2_i_i-iRo-iRr iR6, iT2_3_2—iR^+iRs-iRL, iT2 2 i-iRL-iR3
Single soft faults in hierarchical circuit 1
Soft Faults vT42/V VT4 3 /V iT4 i/mA iT2 3 2/mA iT4 4/mA vR</V vR4/V
Ro+5% 3.764518 0.642699 2.864415 0.174929 0.06636 3.98727 0.126395
Ro-5% 3.798538 0.648507 2.890301 0.17651 0.066959 4.023303 0.127538
Ro+50% 3.618676 0.6178 2.753444 0.168152 0.063789 3.832799 0.121499
Ro-50% 3.959561 0.675997 3.012823 0.183992 0.069798 4.193853 0.132944
R 2+5% 3.789594 0.625055 2.874553 0.176098 0.065072 4.007523 0.114613
R2-5% 3.772622 0.667857 2.880278 0.175302 0.068378 4.002693 0.140357
R2+50% 3.841759 0.493502 2.856958 0.178546 0.05491 4.022366 0.035488
R2-50% 3.639098 1.004591 2.925316 0.169036 0.09439 3.964698 0.342893
R m+5% 3.781441 0.645296 2.877312 0.17362 0.066587 4.004707 0.127544
Ri4 -5% 3.781463 0.645907 2.877286 0.177979 0.066735 4.005743 0.126337
R u+50% 3.781374 0.643385 2.877393 0.159979 0.066123 4.001465 0.131321
R 14-50% 3.781626 0.650528 2.877092 0.210973 0.067857 4.013586 0.117203
Parameter deviations around the decision threshold in hierarchical circuit 1
Test Points Ro+1.1% Ro-0.1% R2+ l.l% R2-0.9% Ri4+0.21%
vT42/V 3.777713194 3.781791874 3.783299088 3.77991546 3.781451202
vT43/V 0.644951388 0.645647723 0.640930603 0.64946376 0.645576856
i I 4  i/mA 2.874455 2.877559 2.876677 2.877818 2.8773
iT2 3 2/mA 0.175542 0.175732 0.175803 0.175644 0.175625
iT4 4/mA 0.066592 0.066664 0.066298 0.066957 0.066655
vRfi/V 4.001245837 4.005565859 4.005731205 4.004768375 4.005183816
VR4/V 0.126838395 0.126975338 0.124161644 0.129294084 0.126989179
Test Points Ru-0.19% R4+l.l% R4-0.9%
vT42/V 3.781452065 3.781473273 3.781433782
vT43/V 0.645601237 0.64595616 0.645286629
iT4 !/mA 2.877299 2.877291 2.877307
iT 2 3 2/mA 0.175799 0.175736 0.175699
iT4 4/mA 0.066661 0.066747 0.066585
vRg/V 4.00522519 4.005292982 4.005133191
vRVV 0.126940991 0.127631417 0.12641208
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Appendix III Simulated Test Point Values for the Second Test Circuits
Single hard faults in hierarchical circuit 1
Hard Faults vT42/V vT43/V iT4 i/mA iT2 3 2/mA iT4  4/mA vR<5/V VR4 /V
r 2 0 /C 3.990695 0.1179 2.806721 0.185535 0.025895 4.064747 -0.190426
r 2 S/C 2.891062 2.89106 3.177632 0.133933 0.240115 3.75184 1.477548
R7 O/C 3.982809 0.679966 0.368076 0.185073 0.070208 4.218478 0.133725
R7 S/C 0.000041552 7.094E-06 49.999482 0 . 0 0 0 0 0 2 0 . 0 0 0 0 0 1 4.401 IE-05 1.395E-6
Rg O/C 3.517939 0.607751 2.531924 0.176646 0.063755 4.014393 0.10389
Rg S/C 4.529555 0.753011 3.857809 0.173075 0.074899 3.979124 0.192469
R9 O/C 4.370339 0.732057 2.680655 0.177153 0.07361 4.061608 0.174732
R9 S/C 5.970662E-06 0.090354 4.140022 0.166491 0.022019 3.643025 -0.179769
R 10 O/C 3.814002 1.155112 2.867069 0.167382 0.10612 3.972619 0.43183
Rio S/C 3.740209 0.443495 2.890262 0.186276 0.016658 4.046494 -0.259317
Rn O/C 3.781777 0.65091 2.877182 0.175839 0.078686 4.005754 0.122609
Ri, S/C 3.778256 0.593349 2.878458 0.174511 -0.051431 3.999818 0.169721
R 12 O/C 3.788531 0.754793 2.875187 0.172427 -0.008107 3.991851 0.246317
R 12 S/C 3.755565 0.24627 2.885026 0.187745 0.340048 4.054037 -0.30947
R ,3  O/C 3.788359 0.722939 2.877266 0.1458 0.085342 3.878846 -0.024354
R b S/C 3.770287 0.520575 2.877354 0.224068 0.03646 4.209432 0.371529
r , 4  O/C 3.78117 0.637627 2.877635 0.118872 0.064724 3.991694 0.142701
r ,4  s / c 3.782371 0.671599 2.876204 0.361393 0.072974 4.049341 7.55593E-05
R 15 O/C 3.783405 0.659423 2.877849 0.070193 0.069982 3.938276 0.10017
R,s s /c 3.765878 0.535298 2.872924 1.017054 0.040154 4.538839 0.340589
Double soft 1aults in hierarchical circuit 1
Test Points 1 4^ + 1 0 %, r 6+i% R2+10%, Rg+1%
vT42/V 3.782154698 3.795219142
vT43/V 0.648032686 0.605806106
iT4  i/mA 2.877673 2.869525
iT2 3 2/mA 0.174307 0.176458
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Simulated Test Point Values for the T hird Test Circuit
Single soft faults and fault free conditions
Test Points R21+10% R22+10% R23+10% R24+10%
iTbRi2 2/A Real 3.124843186e-5 3.308226362e-5 3.449774139e-5 3.23866681 le-5
Imag. 2.844744310e-6 0.6135950410e-5 4.341987182e-6 5.295698336e-6
iR22/A Real 1.396614576e-6 0.2601274725e-5 1.978350715e-6 2.911441618e-6
Imag. -1.296977575e-5 -1.285745361e-5 -1.384345138e-5 -1.37002367e-5
vR23/V Real -6.983072880e-2 -0.1300637363 -0.1088092894 -0.1455720809
Imag. 0.6484887875 0.6428726804 0.7613898260 0.685011835
vR 2,/V Real 0.9300296097 0.8566567562 0.9008747374 0.8541367749
Imag. 0.6497857651 0.7085099812 0.6936261314 0.6863818587
VR24/V Real 0.6828326069 0.7595184411 0.7848109842 0.8016727016
Imag. -0.4271413829 -0.3826014959 -0.4538566120 -0.4416939984
Test Points R25+10% Rl+10% C 2i+10% C22+10%
iTbFii2 2/A Real 3.368094172e-5 3.372302931e-5 0.00003293939479 3.368784940e-5
Imag. 4.277097035e-6 0.5325899124e-5 0.4026172970e-5 3.557813002e-6
iR22/A Real 1.551372979e-6 0.2429680024e-5 0.1396613576e-5 2.080344640e-6
Imag. -1.365801312e-5 -1.401084177e-5 -1.296977575e-5 -1.339684153e-5
VR23/V Real -0.07756864895 -0.1214840012 -0.06983072880 -0.1040172319
Imag. 0.682900656 0.7005420885 0.6484887875 0.6698420765
vR21/V Real 0.9222762138 0.8782730308 0.9300296097 0.8957747336
Imag. 0.6842664573 0.7019431727 0.6497857651 0.6711817607
VR24/V Real 0.7220953062 0.7727868511 0.6828326069 0.7511002422
Imag. -0.4459110008 -0.4167250898 -0.4271413829 -0.4698234073
Test Points Tbfin gain+1 0 % TbFiL2 gain+1 0 % TbFiii_v+. leakage 
currents le -6 *v2i
TbF.u_v-, leakage 
currents le -6 *v22
iTbRi2 2/A Real 3.37959205 le-5 3.379451083e-5 0.00003336481920 3.341062999e-5
Imag. 5.284632982e-6 0.5287103184e-5 0.6419988936e-5 0.575624761e-5
iR22/A Real 2.428434864e-6 0.2428377710e-5 0.2897264906e-5 0.2664649212e-5
Imag. -1.401282027e-5 -1.401086096e-5 -1.382501216e-5 -1.408614648e-5
vR23/V Real -0.1214217432 -0.121488855 -0.1448632452 -0.1265708376
Imag 0.7006410134 0.7005430480 0.6912506080 0.669091958
vR21/V Real 0.878357490 0.8783382767 0.8548470283 0.8665077361
Imag. 0.7019149064 0.7019441341 0.6926331092 0.7056807233
VR24/V Real 0.7728353696 0.7727831991 0.7816101155 0.7657733467
Imag. -0.4168610289 -0.4167694308 -0.3869377577 -0.397988783
Test Points TbFii2_v-, leakage 
current= le-6*V25
Fault Free
iTbRi2 2/A Real 3.379246774e-5 0.00003379321248
Imag. 5.288994032e-6 0.5288052874e-5
iR22/A Real 2.430143780e-6 0.2429680024e-5
Imag. -1.401099715e-5 -0.00001401084177
vR 23/V Real -0.1215071889 -0.1214840012
Imag. 0.7005498575 0.7005420885
vR21/V Real 0.8782497967 0.8782730308
Imag. 0.7019509572 0.7019431727
VR24/V Real 0.7728121151 0.7727868511
Imag. -0.4167084985 -0.4167250898
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Parameter deviations around the decision threshold
Test Points R 25+1.5% R2s+1.1% R25-0.1 % C2 i+l . l%
iTbRi2 2/A Real 3.378363742e-5 3.378645835e-5 0.00003379375267 3.370048339e-5
Imag. 5.131278915e-6 0.5172916489e-5 0.5298565388e-5 0.5132679474e-5
iR22/A Real 2.291522084e-6 0.2328146102e-5 0.2438969650e-5 0.2300174398e-5
Imag. -1.396315117e-5 -1.397606644e-5 -1.401394836e-5 -1.389436873e-5
vR23/V Real -0.1145761042 -0.1164073050 -0.1219484824 -0.1150087198
Imag. 0.6981575585 0.6988033220 0.7006974180 0.6947184365
vR2i/V Real 0.8851947436 0.8833598803 0.8778076206 0.8847612627
Imag. 0.6995538736 0.7002009286 0.7020988128 0.6961078734
vRo/V Real 0.7651924072 0.7672188679 0.7732926334 0.7621914085
Imag. -0.4216143737 -0.4203287146 -0.416392515 -0.4185664834
Test Points C 2r 0.9% TbRii gain+1.1% TbRii gain-0.9% TbFui gain-0.9%
(15 digit precision)
iTbRi2 2/A Real 3.386860497e-5 3.379353659e-5 0.00003379294194 3.37929419424438e-5
Imag. 5.418497900e-6 0.5287643648e-5 0.5288394438e-5 0.528839444790044e-5
iR22/A Real 2.538864790e-6 0.2429531036e-5 0.2429804372e-5 0.242980437624966e-5
Imag. -1.410630520e-5 -1.401107855e-5 -1.401064413e-5 -1.40106441333368e-5
vR23/V Real -0.1269432395 -0.1214765519 -0.1214902186 -0.121490218812483
Imag. 0.7053152600 0.7005539275 0.7005322063 0.700532206666838
vR21/V Real 0.8728028740 0.8782831385 0.8782645943 0.878264594065797
Imag. 0.7067258905 0.7019397908 0.7019459952 0.701945995176765
vR .JV Real 0.7815870617 0.7727926591 0.7727820031 0.772782003386726
Imag. -0.4150683124 -0.4167413572 -0.4167115121 -0.416711511945312
Double fau
Test Points (Diagnosis Depth=l) R^+10%, C22+l%
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1. Introduction
Welcome to version 1 of the diagnosis program which implements an improved 
Fault Diagnosis Algorithm (FDA) originated from Wey[l]. The original FDA has been 
modified and extended to deal with linear hierarchical components whose terminal 
voltages and currents can be described by matrix equations. Its practical usefulness is 
somewhat limited as fault masking effects due to tolerances & multiple faults are not 
considered in the mathematical analysis behind the program.
The program is best used to diagnose a single fault in a circuit as the FDA 
converges more rapidly in the single fault case than in the multiple fault case to give 
the diagnosis result. Although the program allows a user to do multiple fault diagnosis, 
it will not always succeed in diagnosing the faults because of the fault masking effects. 
The program will not always diagnose a faulty hierarchical component if the fault is 
due to more than one of the constituent elements of the hierarchical component being 
faulty. This is because of the fault masking effects within the hierarchical component. 
In addition, if a hierarchical component has a short circuit fault on the boundary 
between the other components in the CUT and itself, which changes the topology of 
the CUT, the diagnosis program may diagnose some good components as faulty as 
well as diagnosing the faulty hierarchical component
As the program has been developed with a SUN SPARC5 workstation which 
runs under SunOS Release 4.1.3JU1 with 32Mbyte RAM, the hardware required for 
running the diagnosis program should be compatible with the aforementioned hardware 
platform. The limit on the size of the circuit the program can tackle is of course 
dependent of the available RAM memory of the workstation.
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2. Starting the Diagnosis Program
The diagnosis program is normally started by typing
d ia g n o s is i  inpu tN etlis t
where inpu tN etlis t is the name of the file containing the netlist of the circuit under test 
in the format specified in Section 4. It can also be run with an extra command line 
option below,
d ia g n o s is i  in p u tN etlis t op tion  
with op tion  being one of the following keywords: 
trace, traceA ll, openL oop , openLoop+ trace, openLoop+ traceA ll 
Starting the program with one of the above keywords will display the internal matrices 
& intermediate results of the program in different details and/or disable tester & testee 
re-partition from the results of a previous test cycle. This is explained as follows: 
trace- Its effect is to enable screen display of the internal matrices & intermediate 
results during program execution. 
tra ceA ll-lis  effect is the same as that of trace  but the intermediate matrices from 
solving the Pseudo Circuit equation and the intermediate results for test point 
selection and searching of a testee partition are also displayed. 
o p en L o o p -lts  effect is to disable tester & testee re-partitioning from the results of a 
previous test cycle. 
openL oop+ trace-lt has the combined effects of trace  and openLoop . 
openL oop+ traceA ll-lt has the combined effects of traceA ll and openL oop .
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3. User Interaction with the Diagnosis Program
This section presents you with the questions the diagnosis program asks a user
to answer before the diagnosis procedure is applied to the Circuit Under Test (CUT), 
and explains these questions in order to help you to answer them correctly. These 
questions are listed in the same order as they will be displayed when the diagnosis 
program is executing.
Text printed in bold & italic type are the questions. If parts of a question are in 
italics, these parts will depend on the CUT or the state of program execution. If parts 
of a question are underlined and in italics, these parts will depend on the state of 
program execution only when the run option is openLoop, openLoop+trace or 
openLoop+traceAlL The string *** is used to indicate where your answer to the 
question will be entered.








The first column is the indices the diagnosis program gives to the hierarchical 
components. These indices are given according to descending order of the size (the 
number of constituent graph edges) of their corresponding hierarchical 
components. If two or more hierarchical components have the same size, their 
indices will depend on their order of appearance in the netlist of the CUT. For 
example, T1 will appear before T2 in the netlist if they have the same size. The 
entries in the second column without the _ are the names of the hierarchical 
components in the netlist file. The symbol _ is used with the name of a hierarchical
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component to describe its edges. For example, T l_ l is the first edge of T l, Tl_2 is 
the second edge of T l, etc.
I f  test points selected are on the hierarchical components 
How many hierarchical components do you want to have as 
many voltage test points as possible: ***
Your could enter 0, 1, 2,...,or numHierComponent-1. When you enter 0, you have 
no preference for the hierarchical components regarding the types of test points 
(current or voltage test point) on the hierarchical components, should some of the 
test points selected by the diagnosis program be on the hierarchical components. If 
you enter any number between 1 and numHierComponent-1, you express a 
preference on some of the hierarchical components so that if some of the test 
points selected are on the preferred hierarchical components, there will be as many 
voltage test points as possible.
If you enter a number other than 0, you will be asked the following questions:
Please type the index o f  each hierarchical component you wanted to have 
as many voltage test points as possible in descending order o f  preference 
as you are prompted




2. Press 'g ' to instruct the diagnosis program to use a global percentage limit 
fo r  the decision algorithm, Press any other key to instruct the program to 
use an individual percentage limit fo r  each voltage/current pair: ***
If you press ‘g’ and then the “RETURN” key, you will be asked the following 
question:
Please enter a global percentage limit fo r  the decision algorithm: ***
If you press any key other than the ‘g’ key and then press the “RETURN” key, you 
will be asked the following questions:
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Please enter a percentage limit fo r  the voltage/current o f  edge RO: ***
Please enter a percentage limit fo r  the voltage/current o f  edge R2: ***
The percentage limit or limits you enter will be used in the decision algorithm to 
decide whether a test on an edge voltage or current is a pass or fail. This test is to 




2b [/] is the ith element of the testee partition of the output variable vector in the 
connection equation of the CUT as calculated from the Pseudo Circuit or 
Tableau equation
/v 2 2b [i] is the nominal value of b'M , which is the product of its corresponding
row in the testee partition of the circuit component transfer matrix, Z2 , 
and the testee partition of the input variable vector in the connection 
equation of the CUT as calculated from the Pseudo Circuit or Tableau 
equation.
2 *  2 /
The test is a pass if b [/]-b [il/ < specific percentage limit.
/b  2[i] ~
The value of the global percentage limit to use depends on the CUT and is based 
on experience. If zero or too large a value is used for the limit, the program will 
probably give the user misleading diagnosis results. In the former case most of the
2 a 2
test results will be failed because b [/]-b [il/ is not always exactly 0 forA[i]
a fault free CUT due to truncation errors in the values of the test points. In the 
latter case a failed test result will be considered as a pass as the limit is set too high.
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If the diagnosis program is run once on the CUT with the test point values for the 
fault free case prior to running it on the same CUT with the test point values for 
the faulty case, the program display in each test cycle will give an indication on the 
minimum global percentage limit to use for testing the CUT. For example, the 
percentage errors for most testee edges in each test cycle are at most 0.0006 in the 
sample program display in Section 7 (page 24-27), the minimum global percentage 
limit to use will be 0.0006. A sensible range of values to use is 0.001 to 0.1. As for 
the maximum global percentage limit, this can be gauged by examining the error 
percentages in the display produced by running the diagnosis program on the 
faulty CUT. If the value of the global percentage limit you used to run the program 
is larger than any one of the error percentages in all the test cycles in the program 
display, you have to re-run the diagnosis program with a reduced global percentage 
limit to get reliable diagnosis results.
3. Choice o f  Testing Strategies:
Please enter 1 fo r  using Node Voltages as test points
2 fo r  using Both Node Voltages & branch currents as test points 
Your Choice: ***
Your choice is either 1 or 2. However, if you choose 1, the diagnosis program will 
most likely stop as it is very unlikely to have all voltage test points selected for 
most circuits.
4. Choice o f  Diagnosis Depth:
Number o f  maximum faults must be between 1 & 7  
Please enter no. o f  maximum faults: ***
The upper bound on the number of maximum faults, 7 in this case, depends on the 
number of components less the number of independent sources in the CUT.
5. Test Point Inputs from  Measurements or Simulations 
fo r  tree number 1
P ress 'm ' fo r  manual input or ' /  ' / o r  input from  a file: ***
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The format of the file storing measurement or simulation results is described in 
Section 6. If you type 'm ' for manual input, you will be asked the following 
questions:
Input mode fo r  complex quantities
Press /T fo r  polar or V  fo r  cartesian mode: ***
The following questions will need to be answered for all the test points selected. 
Please enter the voltage fo r  Tl_2
If you type ' r \  you have to give the real & imaginary parts of the test point.
Please enter real part: ***
Please enter imaginary part: ***
If you type 'p \  you have to give the modulus & argument (in radian)of the test point. 
Please enter the modulus: ***
Please enter the argument: ***
6. Maximum number o f  test cycles must not exceed 1716
This number is reduced substantially by the fact that the constituent elements o f  
a hierarchical component must be partitioned in the same testee or tester group 
Please enter maximum number o f  test cycles: ***
You will only be asked the above question if the run option is openLoop, 
openLoop+trace or openLoop+traceAll.
7. Test Cycle is Ofor tree number 1
Press y ' to manually input the tester partition or '/T to 
have the program choose the component partitions: ***
The diagnosis program provides more than one optimal tree for testing a
hierarchical circuit. If the diagnosis results of the CUT are incomplete with the first
optimal tree which is labelled “tree number 1”, the diagnosis program will continue
the diagnosis on the CUT with the next available optimal tree until complete
diagnosis results are obtained or all the available optimal trees are exhausted.
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You will only be asked the above question before the beginning of the first test
cycle for each circuit testing tree if you do not provide the diagnosis program with
a run option or the run option is either trace or traceAll. If the run option is
openLoop, openLoop+trace or openLoop+traceAll, you will be asked the above
question every time before a test cycle commences.
If you type 'y \  you will be asked the following questions:
You have chosen to enter the tester partition manually 
Please enter the indices o f  the elements from  the list below 
as you are prompted to do
I f  you have hierarchical elements in the tester group














The first column is the graph edge indices the diagnosis program gives to the 
components in the CUT. These indices are given according to the order the 
components appear in the netlist file of the CUT. Hence, these indices may not be 
consecutive because of the presence of independent sources in the netlist. The 
second column is the names of the components in the netlist. The hierarchical 
components T1 & T2 have 4 & 2 edges respectively.
Start inputting indices fo r  tester partition
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tester[numTester-1 ] -  ***
8. Press y ' to continue or '#T to quit the program
***
You will only be asked the above question at the end of every test cycle if the run 
option is openLoop, openLoop+trace or openLoop+traceAll.
If there is no diagnosis result after all the test cycles of the first circuit testing tree 
are exhausted, questions 5 to 8 will be displayed again from circuit testing tree 2 
onwards until the FDA converges to give the diagnosis result. If the FDA does not 
converge to give the diagnosis result after all the test cycles of all the available 
circuit testing trees are exhausted, the diagnosis program will display all those 
components which have been diagnosed good by the FDA.
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4. File Format for the Netlist of the Circuit Under Test
The entry in the first line of the netlist is the number of circuit components in
the CUT. Each component can be either two-terminal type or hierarchical type. A 
hierarchical component is a multi-port or multi-terminal component which can be a 
BJT, a MOST, an Op-Amp, passive components, a controlled source & its controlling 
element, or a combination of these. Thus the count for circuit components is less than 
or equal to the count for the constituent elements of the circuit components.
The entry in the second line is the number of nodes in the CUT. From the third 
line onwards are the entries for the components in the CUT. In the following 
discussion, <enter> refers to the carriage return character. The entry for a hierarchical 
component consists of more than one line whereas the entry for a passive component 
or source occupies only one line. The first line of entry for all components begins with 
a capital letter which indicates the type of the component with the acronym in the 
following table:









The formats for the line entries of different components are explained below with the 
Backus Naur Form (BNF)[2]:
{}i+: repeat the enclosed items one or more times, [ ] r + : repeat the enclosed items R times. 
I: to separate choices, {letterldigit} i+: name for a component
• The line of entries for a passive component or an independent dc source consists 
of four data fields separated by the <tab> character in the following format: 
[VIIICIRIGIL] 1+{Ietterldigit}i+<tab>in_node<tab>out_node<tab>value<enter>
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The first data field is for component name, the second and third data fields are for 
in node and out node of the component respectively (a node is an in node if current 
flows from the node into its connecting edge. Otherwise, it is an out node.), and 
the fourth data field is for the value of the component. If a node is a dummy node, 
the last character in its field will be a ‘D \
•  The line of entries for an independent ac source consists of seven data fields 
separated by the <tab> character in the following format:
[VII]1+{letterldigit}i+<tab>in_node<tab>out_node<tab>signal frequency in Hz<tab>dc 
offset<tab>magnitude of ac signal<tab>phase of the ac signal in radian<enter>
•  The line of entries for a controlled source consists of six data fields separated by 
the <tab> character in the following format:
[VII]i+[vli]i+{letterldigit}i+<tab>in_node<tab>out_node<tab>in_node_ctrl_ele<tab> 
out_node_ctrl_ele<tab>proportional constant<enter>
The second letter in the first data field is either a V or 'i' to indicate either a voltage 
or current controlled source respectively. In the fourth and fifth data fields are the 
in node and out node of the controlling element respectively. If the dependent 
source is current controlled, either the in_node_ctrl_ele or out_node_ctrl_ele entry 
will be a dummy node. If the in_node_ctrl_ele entry is a dummy node, this dummy 
node will also be on the outjnode entry field of the controlling element of the 
current controlled source. Similar argument applies for the case that the 
out_node_ctrl_ele entry is a dummy node. In the last data field is the proportional 
constant which multiplies the voltage or current of the controlling element to give 
the value of the controlled source.
Although a controlled source and its controlling element can be included in the 
netlist as separate entities by using the above format, the use of the diagnosis
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program on an input netlist consisting of such a format is somewhat handicapped 
(see Section 9). It is best to include the controlled source and its controlling 
element as a hierarchical component in the netlist to utilise the full power of the 
diagnosis program.
• The first line of entries for a multi-port component consists of four data fields 
separated by the <tab> character in the following format: 
P{Ietterldigit}i+<tab>Number of Ports<tab>Function Number<tab> 
ParameterSetNo<enter>
Function number is a number assigned to a function which is specific for a 
component type. This number is used together with the entry in the first data field to 
form the name of the file which stores the component transfer matrix. For example, 
if the first and third data fields are PI and funNum respectively, the diagnosis 
program assumes that the file Pl_funNum contains the component transfer matrix 
for PI.
ParameterSetNo is also a number assigned to a file which contains the relevant 
parameters for a component function. Components of the same type have the same 
function number which operates on different parameter sets pointed to by the 
number ParameterSetNo. The entry in this data field is not used by the current 
version of the diagnosis program. This data field is provided for future development 
of the program.
The rest of the line entries for a multi-port component have the same formats which 
provide the diagnosis program with the in nodes and out nodes of the ports of the 
multi-port component The format of such a line entry is : 
in_node<tab>out_node<enter>
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•  The first line of entries for a multi-terminal component consists of five data fields 
separated by the <tab> character in the following format:
T{letterldigit}i+<tab>Number of terminals<tab>FunctionXumber<tab>ParameterSetNo 
<tab> common_node<enter>
The last data field is the entry for a common terminal which can be any node in the 
circuit and needs not be on the multi-terminal component. The graph representation 
of the multi-terminal component is a star like topology with the common terminal 
being the out node of every constituent edge. If the common terminal happens to be 
on the multi-terminal component, the diagnosis program will take this fact into 
account and reduce the number of terminals, and hence the number of constituent 
edges accordingly. The rest of the line entries are to provide the diagnosis program 
with the node numbers of the terminals on the multi-terminal component. The 
format of the line entry is: 
in_node<enter>
The diagnosis program can deal with a netlist file with non-sequential node numbers by 
mapping the non-sequential node numbers to sequential ones and creating a new netlist 
for the CUT with these mapped sequential node numbers. The name of the new netlist 
file is the name of the old netlist file appended with “.newNetlist”. All subsequent 
operations of the program will then be on the new netlist file but any outputs relating 
to the node numbers will still refer to the non-sequential node numbers in the old 
netlist. Some of the output files generated (see Section 7 )  will use the name of the new 
netlist file instead of that of the old netlist file as part of the names. In doing the 
mapping of non-sequential to sequential node numbers, the diagnosis program maps 
the minimum non-sequential node number to node number 0, which is assumed to be 
the reference node of the CUT.
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5. File Format for the component transfer matrix of a hierarchical 
component
The user needs to supply the diagnosis program with the component transfer 
matrices of all the hierarchical components in the CUT. If a hierarchical component has 
entries hierCompoName and funNum in the component name and function number 
fields in the netlist file respectively, the diagnosis program will read the user supplied 
component transfer matrix for the hierarchical component from the file 




In the above case the hierarchical component has 1+k edges. A line of entries in 
the file consists of an indicator, which is either T  (cotree edge) or V  (tree edge), and 
a row of entries from the component transfer matrix. This is in fact an abstraction of a 
line from the matrix component equation b=Za. Each entry in a line is separated by the 
‘tab’character. A line entry is terminated with a ‘carriage return’ character. The 
indicator indicates the edge type of the b (output variable) vector element 
corresponding to the row of entries from the component transfer matrix. As the 
component transfer matrix is complex with its element in the form a+bj, each single 
entry from the matrix is thus entered as ajb. Below is an example for the file contents 
of a 2-edge hierarchical component with the component transfer matrix
' 1.010101c"3 -4.545455e~4 "| i < tab>  1.010101e-3j0 <tab> -4.545455e- 4j0
—4.545455^  6.673114c^ i < tab >  -4.545455e -  4j0 <tab> 6.673114e-4j0
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6. File Format for the Values of Test Points
The input of test point values from a file is left for future development of the diagnosis 
program.
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7. Outputs of the Diagnosis Program
The diagnosis program outputs to both screen and files. The screen outputs
consist of your interactions with the program, the test result for each test cycle and the 
final diagnosis result. A sample of the screen output which was generated from running 
the diagnosis program on a fault free circuit is attached at the end of this section.
The outputs to files are the intermediate matrices and results from the diagnosis 
program, and other information needed for the internal operations of the program. 
Most of the files are deleted after the program has completed unless the run option 
trace, traceAU, openLoop+trace or openLoop+traceAU is specified.
7.1. Output files which are always kept by the program
• The diagnosis program outputs all error messages to the screen and most of
these error messages are also written to the file errorlog which is not deleted 
after program completion. This file is overwritten whenever the diagnosis 
program is executed.
• There are two types of files which are created and required by the diagnosis 
program to derive a set of circuit testing trees from the constraint imposed 
from the number of circuit nodes & the number of independent voltage 
sources, and from your preference on the hierarchical components. These files 
are the swap & history files with file extensions \sx ’ (x is a number and its 
minimum is 1) and \h st’ respectively. There are a set of swap files & a history 
file associated with each hierarchical component in the CUT. Without these 
file extensions, the names of the swap files & history file for a hierarchical 
component are both the same and are formed by the concatenation of the 
name of the hierarchical component, the symbol *_* and the netlist entry in the
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function number field of the hierarchical component (example follows 
shortly). The set of swap files for the hierarchical component are derived from 
its component transfer matrices. Since the component transfer matrix of the 
hierarchical component is always the same irrespective of which CUT the 
hierarchical component is in (unless a different model of the hierarchical 
component is used and hence a different netlist entry in the function number 
field), the diagnosis program only needs to create the swap files for the 
hierarchical component once and in addition, it outputs a history file which is 
used to let it know that it does not have to create the swap files for the 
hierarchical component again when the same hierarchical component is in 
another CUT. A set of tree & cotree edges partition for the constituent edges 
of a hierarchical component can be derived from its component transfer 
matrix. For example, a 2-edge hierarchical component T1 with a 2x2 
component transfer matrix is recorded in the file Tl_3. Let us suppose that 
the component transfer matrix specifies that all the edges of T1 are cotree 
edges. If the matrix has an inverse and its diagonal entries are non-zero, the 
other tree & cotree edges partitions for T1 will be: all of the edges of T1 are 
tree edges, edge 1 of T1 is tree edge & edge 2 of T1 is cotree edge (swap 
edge 1 from cotree to tree edge), and edge 1 of T1 is cotree edge & edge 2 of 
T1 is tree edge (swap edge 2 from cotree to tree edge). The diagnosis 
program will output two swap files for T l, T l_3.sl & Tl_3.s2, which 
correspond to the last two partitions having the type of edges 1 & 2 swapped 
from cotree to tree. In addition in writing these two swap files, the program 
will output a history file, Tl_3.hst, which contains the number of swap files 
for T l in its first.line and a ‘1’ in its second line to indicate that the partition
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having all the edges of T l swapped from cotree to tree edges exists. When the 
diagnosis program is run again on another CUT containing T l, the program 
will check for the existence of the history file of T l (Tl_3.hst) to decide 
whether it needs to generate the swap files.
7.2. Output files which are deleted when there is no run option 
specified or the run option is openLoop
• The diagnosis program outputs two types of files for each hierarchical 
component in the CUT. These files depend on circuit topology and are 
constructed from the swap files of a hierarchical component and the topology 
information. They have the extensions ‘.stable’ and ‘.ptable’ which stand for 
swap and partition tables respectively. Their names without the extensions are 
the same as the names of their respective swap files without the extension. For 
a tree & cotree edge partition of the hierarchical component, its 
corresponding swap file records the indices to the hierarchical edges which 
must have their types swapped to the edge types opposite to their original 
types specified by the hierarchical component transfer matrix. The swap table 
file consists of all the swap files arranged in descending order of the sum of 
tree edges in the respective tree & cotree edge partitions of the swap files. In 
the case of two or more swap files having equal sum of tree edges, they are 
arranged in descending order of the sum of tree edge weights. Once the swap 
table file is written, the diagnosis program constructs the partition table and 
outputs it to the partition table file. Each line in the partition table records the 
graph indices of all the hierarchical tree edges in the tree & cotree edge 
partition which is recorded in the corresponding line of the swap table.
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• The component transfer matrix supplied by the user for a particular 
hierarchical component is transformed to a new matrix which corresponds to 
the tree and cotree edge partition of the hierarchical component being 
assigned for the circuit testing tree in use. This transformation is done for all 
the hierarchical components in the CUT from the information recorded in the 
swap tables and the resulting matrices are output to files for use by the 
program at a later stage. The names of the files to store all the transformed 
hierarchical component transfer matrices are inputNetlist.x, where x is a 
number starting from 0. For example, a CUT has hierarchical components T l, 
T2, T3, with the hierarchical components arranged in descending order of 
their number of constituent edges (T3>T2>T1). The diagnosis program will 
store the transformed matrices in inputNetlist.O, inputNetlist.l and 
inputNetlist.2 for the hierarchical components T3, T2 and T l respectively. If 
T2 and T l have the same size, and T l appear before T2 in inputNetlist, 
inputNetlist.l and inputNetlist.2 will store the transformed matrices for T l 
and T2 respectively.
•  The file inputNetlist.Amat is used to store the node incidence matrix and a 
column swapped version of the node incidence matrix for the circuit testing 
tree in use.
•  The file inputNetlist.Dmat is used to store the fundamental matrix derived 
from the node incidence matrix.
•  The file inputNetlist.Lmat is used to store the connection equation derived 
from the fundamental matrix.
•  The file inputNetlist.node is used to store the matrices which map cotree & 
tree edge voltages to node voltages.
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• The file inputNetlist.tp is used to store the measurement equation derived 
from the test points and connection equation.
•  The file inputNetlist.tpt is used to store all the possible testee partitions for 
the circuit testing tree in use by storing the graph indices corresponding to the 
testee partitions. However, not every testee partition in inputNetlist.tpt can be 
used for testing because of the rule that all the constituent edges of a 
hierarchical component must be partitioned in the same testee or tester group.
•  The file counts.log is used to store the counts for the number of non-testable 
test cycles and the number of test cycles which use the solution of the Tableau 
equation to do testing.
• The file testee.log is used to store the testee partitions of all the test cycles 
completed for the circuit testing tree.
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7.3. Sample of output to screen
mix% diagnosis 1 31compodes6
>|:************************************************
* diagnosis 1 written by Chung Kin Ho, July, 97
*
* Copyright
* School of Electrical & Electronic Engineering





* This program is based on the research project
* partly funded by the UK EPSRC, Grant GR/J90596 *
*
* *
Program starts on Tue Aug 12 17:41:00 1997
There are 14 graph edges to represent 10 circuit components 
Number of hierarchical components is 2 
Press V to redisplay the following list
List of hierarchical components & their corresponding indices:
0 Tfourl_
1 TPI1_
If test points selected are on the hierarchical components 
How many hierarchical components do you want to have as 
many voltage test points as possible: 0
Pre-test processing for reading of netlist & hierarchical components completes on Tue Aug 12 
17:41:02 1997
Pre-test processing time: 2 sec
Please enter a global percentage limit for the decision algorithm: 0.1
Choice of Testing Strategies:
Please enter 1 for using Node Voltages as test points
2 for using both Node Voltages & branch currents as test points 
Your Choice: 2
Choice of Diagnosis Depth:
Number of maximum faults must be between 1 & 7 
Please enter no. of maximum faults: 1
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No. of voltage/current pairs in testee group is at least 6
No. of test points needed is thus set to at least 6
Selecting Test Points....
Test Point Selection has completed successfully















Test Point Inputs from Measurements or Simulations 
for tree number 1
Press'm' for manual input or T for input from a file: m
Input mode for complex quantities 
Press ’p' for polar or Y for cartesian mode: r
Please enter the voltage for Tfourl_2 
Please enter real part: 3.781451654
Please enter imaginary part: 0
Please enter the voltage for Tfourl_3 
Please enter real part: 0.645589638
Please enter imaginary part: 0
Please enter the current for Tfourl_l 
Please enter real part: 2.87730le-3
Please enter imaginary part: 0
Please enter the current for TPI1_2 
Please enter real part: 0.175715e-3
Please enter imaginary part: 0
Please enter the current for Tfourl_4 
Please enter real part: 0.066658e-3
Please enter imaginary part: 0
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Please enter the voltage for R6 
Please enter real part: 4.005205508
Please enter imaginary part: 0
Please enter the voltage for R4 
Please enter real part: 0.126963915
Please enter imaginary part: 0
testing frequency=0.000000
The program will perform at most 1716 test cycles
This number is reduced substantially by the fact that the constituent elements of 
a hierarchical component must be partitioned in the same testee or tester group
Test Cycle is 0 for tree number 1
Press y  to manually input the tester partition or 'n' to
have the program choose the component partitions: n














Matrix is singular,ZLUdecomposition() failed!
inverseOfZmatO failed!
Q has no inverse!!
Matrix is singular,LUdecomposition3() failed! 
inverseOfMat30 failed!
Q' has no inverse!!
For tree number 1, partition chosen for test cycle 1 is not testable
















Q has an inverse!!
Q’ has an inverse!!
Check the existence of inverse for L21_2 
Matrix is singular,LUdecomposition3() failed!
inverse0fMat3() failed!
L21_2 has no inverse, Solve the Tableau Equation!!
There are 64 possible circuit trees 
Number of circuit tree chosen is 1 
Test cycle is 2 
for tree number 1
vector a2, b2, difference_vector(b2-Z2*a2) & (b2-Z2*a2)yZ2*a2: 
vR0=0.449819+j0, iR0=0.0044982+j0, 1.06745e-08Y_0 , 0.0002%
vRl=0.768729+j0, iRl=0.000768728+j0, 1.7559e-09\_3.141592654 , 0.0002%
vR3=0.105132+j0, iR3=0.000105132+j0 , 3.63408e-10\^_3.141592654 , 0.0003%
vR4=0.126964+j0, iR4=3.8474e-05+j0, 9.35861e-ll\_0, 0.0002%
vR5=-0.131482+j0, iR5=-0.000131481+j0, 1.37418e-09\_0, 0.0010%
iTPIl_l=0.000169955+j0, vTPIl_l=0.413493+j0, 4.8144e-07^_0, 0.0001%
iTPIl_2=0.000175715+j0, vTPIl_2=0.544976+j0 , 3.03564e-06\_0 , 0.0006%
For up to test cycle 2, tree number 1, 
components tested to be good are:








All testers are good and thus the test results for the next test cycle are reliable 
unless next test cycle is not testable
Testers for test cycle 3, tree number 1 are:
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Matrix is singular,ZLUdecomposition() failed! 
inverseOfZmatO failed!
Q has no inverse!!
Matrix is singularJLUdecomposition30 failed! 
inverseOfMat3() failed!
Q' has no inverse!!
For tree number 1, partition chosen for test cycle 3 is not testable














Q has an inverse!!
Q' has an inverse!!
Check the existence of inverse for L21_2 
Matrix is singular,LUdecomposition30 failed!
inverseOfMat30 failed!
L21_2 has no inverse, Solve the Tableau Equation!!
There are 64 possible circuit trees 
Number of circuit tree chosen is 1 
Test cycle is 4 
for tree number 1
vector a2, b2, difference_vector(b2-Z2*a2) & (b2-Z2*a2)/Z2*a2: 
vR0=0.449819+j0, iR0=0.0044982+j0, 1.20487e-08Y_0 , 0.0003%
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vRl=0.768729+j0, iRl=0.00O768728+j0, 1.7559e-09\_3.141592654, 0.0002%
vR3=0.105132+j0, iR3=0.000105132+j0, 3.63408e-10\_3.141592654, 0.0003%
vR4=0.126964+j0 , iR4=3.8474e-05+j0 , 9.35861e-llV_0, 0.0002%
vR6=4.0O521+j0, iR6=0.000852173+j0, 1.37418e-09V_0, 0.0002%
iTPIl_l=0.000169956+j0, vTPIl_l=0.413493+j0, 1,48032e-06\_3.141592654,
0.0004%
iTPIl_2=0.000175715+j0, vTPIl_2=0.544976+j0, 1.69937e-06\_0, 0.0003%
For up to test cycle 4, tree number 1, 
components tested to be good are:









All testers are good and thus the test results for the next test cycle are reliable 
unless next test cycle is not testable
Testers for test cycle 5, tree number 1 are:





















Q has an inverse!!
Q' has an inverse!!
Check the existence of inverse for L21_2 
Matrix is singular,LUdecomposition3() failed!
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inverseOfMat3() failed!
L21_2 has no inverse, Solve the Tableau Equation!!
There are 64 possible circuit trees 
Number of circuit tree chosen is 1 
Test cycle is 5 
for tree number 1





iTfourl_3=-0.000105132+jO, vTfourl_3=0.64559+j0 , 4.53165e-07^3.141592654,
0.0001%
iTfour 1_4=6.6658e-05+j0 , vTfourl_4=0.540458+j0, 2J1559e-07V_0, 0.0000%
vRL=0.544974+j0 , iRL=0.000544976+j0, 1.3429e-09L_0, 0.0002%
iTPIl_l=0.000169955+j0, vTPIl_l=0.413494+j0, 1.37591e-06L_0 , 0.0003%
iTPIl_2=0.000175715+j0, vTPIl_2=0.544974+j0, 2.20359e-06V_0 , 0.0004%
no faulty component found, the circuit is fault free!!
Program completes on Tue Aug 12 17:43:00 1997
Execution time: 2  min 0  sec
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8. Error Messages and System Setting
When errors occur within the program, an error message together with the
names of the failed internal function calls will be output to the screen. This information 
should be reported to the author if you think the error is due to bugs in the diagnosis 
program.
If a component entry line in the input netlist file begins with a capital B, M or 
O, the diagnosis program will display an error message about the input format for a 
BJT, a MOST or an Op-Amp respectively. This error message should be neglected and 
a transistor or an Op-Amp should be input as a multi-terminal or multi-port 
component
The only requirement on system setting is that no alias should be made to the 
UNIX command ‘rm ’ as the diagnosis program uses a system call to rm  to delete 
intermediate files. For example, the effect of the command, alias rm  ‘rm  - i \  is that 
you have to confirm deletion of every intermediate file the program is going to delete 
after program completion.
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9. Limitation
Although the inclusion of a controlled source and its controlling element not as 
a hierarchical component in the input netlist file is allowed, the diagnosis program can 
only handle them as two separate components in the run options openLoop, 
openLoop+trace and openLoop+traceAll. This is because the automatic repartitioning 
of the tester group from previous test cycle result would have been a lot more 
complicated to code if a controlled source & its controlling element had been treated 
as separate components. In addition to this limitation, the controlling element must be 
non-hierarchical.
1 C. Wey, “Design of Testability for Analogue Fault Diagnosis”, Int. J. of Circuit Theory and 
Applications, Vol. 15, pp.123-142, 1987.
2 A1 Kelly, Ira Pohl, “A book on C”, P. 58-59, The Benjamin/Cummings Publishing Company, Inc., 
1984.
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